Please use this identifier to cite or link to this item: http://hdl.handle.net/1880/45990
Title: Memory Consistency Models of Bus-Based Multiprocessors
Authors: Higham, L.
Kawash, J.
Keywords: Computer Science
Issue Date: 1-Oct-1996
Abstract: The Partial Orders Framework [3] provides a unified way to specify the memory semantics of distributed systems. This report demonstrates the usefulness of this framework for reasoning about the behavior of the shared memory of existing multiprocessors. Three bus-based machine models are examined: total ordering, total store ordering, and partial store ordering. A formal and unambiguous description of their memory consistency models is established using the unifying framework. The influence of caches on the memory is also investigated.
URI: http://hdl.handle.net/1880/45990
Appears in Collections:Higham, Lisa
Kawash, Jalal

Files in This Item:
File Description SizeFormat 
1996-594-14.pdf1.9 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.