THE UNIVERSITY OF CALGARY

# A Novel Four-Quadrant CMOS Analog Multiplier/Divider 

by
Gang Li

# A THESIS <br> SUBMITTED TO THE FACULTY OF GRADUATE STUDIES IN PARTIAL FULFILMENT OF THE REQUIREMENTS FOR THE DEGREE OF MASTER OF SCIENCE 

# DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING CALGARY, ALBERTA 

April, 2004
© Gang Li 2004

## THE UNIVERSITY OF CALGARY

## FACULTY OF GRADUATE STUDIES

The undersigned certify that they have read, and recommend to the Faculty of Graduate Studies for acceptance, a thesis entitled, "A Novel Four-Quadrant CMOS Analog Multiplier/Divider" submitted by Gang Li in partial fulfillment of the requirements for the degree of Master of Science.


Supervisor, Dr. B. Maundy, Dept. of Electrical and Computer Engineering.


Dr. D. Westwick, Dept. of Electrical and Computer Engineering.


Dr. I. Finvers,
Dept. of Electrical and Computer Engineering.


Dr. A. Jeje,
Dept. of Chemical and Petroleum Engineering.



#### Abstract

Recently, a number of analog multipliers based on the square-law model of the metal-oxide-silicon (MOS) transistor operating in the saturation region have been presented.

This thesis presents a novel four-quadrant complementary metal-oxide-silicon (CMOS) analog multiplier/divider circuit using the $3.3 \mathrm{~V}, 0.18 \mu \mathrm{~m}$ CMOS process of Taiwan Semiconductor Manufacturing Company Ltd (TSMC) based on the squarelaw model of the MOS transistor. The proposed analog multiplier/divider uses two newly-proposed analog multipliers, a negative feedback path and a common-mode feedback (CMFB) circuit to realize the following transfer function: $W=\left(K_{2}-K_{1}\right) *\left(X_{2}-\right.$ $\left.X_{1}\right) /\left(Z_{2}-Z_{1}\right)+Y_{1}$, where $W$ is the output, $K_{1,2,} X_{1,2}$ and $Z_{1,2}$ are differential inputs and $Y_{1}$ is a DC bias voltage. Spectre(S) simulation results from a chip design show that the 3 dB bandwidth of the analog divider is proportional to the magnitude of input signal $\left(Z_{2}-Z_{1}\right)$, and a 3 dB bandwidth of 11 MHz is achievable.


## Acknowledgements

The work presented in this thesis could not have been possible without the guidance and support of many people. In the first place, I would like to thank my supervisor, Dr. Brent Maundy, for giving me the opportunity of pursuing this work and directing my efforts to complete it. He has been an invaluable source of support and guidance all through my graduate program.

I would also like to thank my teachers for providing many helpful and engaging lectures. Special thanks go to Dr. Jim Haslett who taught me the basics of this research work. The efforts and patience of Dr. John McRory and Dr. Abraham Fapojuwo to widen my knowledge in RF circuits and Wireless Networks are also acknowledged. Likewise, I would like to thank Roghoyeh Salmeh, Deyasini Majumdar, Ibiyemi Omole, Md. Ataur Sarkar, and Allan Wong for their timely input and advice. A special mention goes to the people at the Electrical and Computer Engineering Department (students, faculty and staff) for their unconditional support and friendship.

My greatest appreciation, however, goes to my family for their love and support. My parents had always supported and encouraged my pursuit of learning. I feel eternal gratitude for the sacrifices that they had made for me.

And last, but not least, I would like to thank my wife Qian and daughter Wei for being a source of motivation and encouragement.

Thanks also go to CMC for fabrication of the integrated circuits and to Micronet and NSERC for financially supporting this work.

To my wife, Qian.

## Contents

Abstract ..... iii
Acknowledgments ..... iv
Dedication ..... v
Contents ..... vi
List of Tables ..... ix
List of Figures ..... x
List of Symbols ..... xii
CHAPTER 1 INTRODUCTION ..... 1
1.1 Analog Multipliers ..... 1
1.2 Analog Dividers ..... 7
1.2.1 Feedback Technique ..... 8
1.2.2 Conventional Log-Antilog Technique ..... 10
1.2.3 Voltage Variable Resistance (VVR) Technique ..... 11
1.2.4 Pool Circuit Technique ..... 12
1.3 The Proposed Analog Multiplier/Divider ..... 15
CHAPTER 2 A NEW MULTIPLIER/DIVIDER ..... 18
2.1 MOS Transistor Static Modelling ..... 18
2.2 Analog Adder ..... 20
2.3 Analog Multiplier ..... 22
2.4 Analog Divider ..... 23
2.5 Operational Amplifier ..... 25
2.6 Common Mode Feedback Circuit ..... 30
2.7 Threshold Voltage Referenced Self-Biasing ..... 32
2.8 The Complete Analog Multiplier/Divider ..... 35
CHAPTER 3 CIRCUIT ANALYSIS ..... 39
3.1 The Range of Input Signals ..... 39
3.2 Small Signal Analysis ..... 40
3.3 Noise Analysis ..... 41
3.4 High frequency Characteristics of The Analog Divider ..... 42
CHAPTER 4 SECOND ORDER EFFECTS ..... 45
4.1 Basic Idea of Second Order Effects ..... 45
4.2 Threshold Voltage Variation ..... 46
4.3 Bulk Effects ..... 46
4.4 Channel-Length Modulation ..... 47
4.5 Mobility Degradation ..... 48
4.6 Mismatch Effects ..... 49
CHAPTER 5 SIMULATION AND EXPERIMENTAL RESULTS ..... 52
5.1 Simulation Results ..... 52
5.1.1 DC Sweep ..... 52
5.1.2 AC Sweeps ..... 53
5.1.3 Transient Analysis ..... 54
5.2 Experimental Results ..... 57
5.2.1 Differential Signals Generator ..... 57
5.2.2 Chip Test Bench ..... 59
5.2.3 Experimental Data Analysis ..... 60
5.2.4 The Correction to CMFB Circuit ..... 63
CHAPTER 6 CONCLUSION AND FUTURE WORK ..... 69
6.1 Summary ..... 69
6.2 Contribution ..... 70
6.3 Future Work ..... 70
REFERENCES ..... 72

## List of Tables

Table 2.1 Transistor sizes used in Fig. 2.6 28
Table 2.2 Transistor sizes used in Fig. 2.10 35

## List of Figures

1.1 Basic idea of multiplier ..... 4
1.2 Divider circuit (A) using a multiplier in the feedback path of an op-amp ..... 9
1.3 Divider circuit (B) using a multiplier in the feedback path of an op-amp ..... 9
1.4 Divider using log-ratio and anti-log circuits ..... 10
1.5 The basic scheme of a divider circuit using the VVR property of a MOSFET ..... 11
1.6 The pool circuit proposed by Tsay and Newcomb in [33] ..... 13
1.7 The proposed CMOS divider in [32] ..... 13
2.1 The adder circuit proposed in [10] ..... 20
2.2 An all PMOS transistor adder circuit ..... 21
2.3 (a) The proposed analog multiplier ..... 22
2.3 (b) The equivalent block diagram ..... 23
2.4 The simplified block diagram of the multiplier/divider ..... 24
2.5 Block diagram of a basic two-stage CMOS op-amp ..... 26
2.6 Two-stage CMOS operational amplifier with class-AB output stage ..... 28
2.7 Circuit used to measure open-loop gain and frequency response ..... 29
2.8 The simulated AC magnitude and phase response of the designed op-amp ..... 30
2.9 Voltage divider implementations in CMOS ..... 32
2.10 Threshold reference self-biasing circuit with startup circuit ..... 33
2.11 Two possible operating points of self-biased circuit ..... 34
2.12 The complete schematic of the analog multiplier/divider (without biasing circuitry) ..... 36
2.13 Using two complementary transistors to replace a resistor ..... 37
3.1 Small signal equivalent of adder circuit ..... 40
3.2 Noise equivalent of the adder circuit ..... 42
5.1 Simulation result of DC sweep over $Y_{1}$ for $W$ ..... 53
5.2 Simulation result of AC sweep over $X_{2}-X_{1}$ for $Z_{2}-Z_{1}=0.1 \mathrm{~V}$ ..... 53
5.3 Simulation result of AC sweep over $X_{2}-X_{1}$ for $Z_{2}-Z_{1}=0.05 \mathrm{~V}$ ..... 54
5.4 Simulated output waveform for multiplication ..... 55
5.5 FFT results of the multiplication output waveform $W$ ..... 55
5.6 Simulated transient response for the divider function ..... 56
5.7 Matlab simulation results of the division operation ..... 56
5.8 The layout of the new multiplier/divider ..... 57
5.9 Differential signals generator ..... 58
5.10 The chip test bench ..... 59
5.11 The designed PCB for testing ICFCYDIV ..... 60
5.12 (a) The measured waveform of output node $W$ ..... 61
5.12 (b) The measured waveform of internal node $V_{c m}$ ..... 61
5.13 The simulated waveforms of $W$ and internal node $V_{\mathrm{cm}}$ under stability test (old CMFB circuit) ..... 62
5.14 The circuit used to test loop gain response of the original CMFB circuit ..... 63
5.15 The loop gain response of the original CMFB circuit ..... 64
5.16 The corrected CMFB circuit ..... 65
5.17 The simulated AC magnitude and phase response of the single stage op-amp ..... 65
5.18 The simulated waveforms of $W$ and internal node $V_{\mathrm{cm}}$ under stability test (using the new CMFB circuit) ..... 67
5.19 The loop gain response of the corrected CMFB circuit ..... 68

## List of Symbols

| $f_{\mathrm{T}}$ | Transistor cutoff frequency |
| :--- | :--- |
| $f$ | Transistor operating frequency |
| $W$ | Transistor channel width |
| $L_{\mathrm{F}}$ | Transistor channel length |
| g | Forward current gain of BJT transistors |
| $g_{\mathrm{m}}$ | Transconductance of transistors |
| $V_{i(t)}$ | Transconductance of MOS transistors |
| $X, Y, Z, K$ | Multiplier input voltage |
| $x, y, z, k$ | DC or common mode component |
| $K_{n}$ | AC signal component |
| $\mu$ | NMOS transconductance parameter |
| $C_{o x}$ | NMOS transistor carrier mobility |
| $V_{t}$ | Gate oxide capacitance per unit area |
| $V_{t n}$ | MOS transistor threshold voltage |
| $V_{t p}$ | NMOS transistor threshold voltage |
| $A$ | PMOS transistor threshold voltage |
| $r_{o}$ | Operational amplifier DC gain |
| $V_{p}$ | Small signal output resistance |
| $I_{d s s}$ |  |
|  | The pinch-off voltage of FET |

Op Amp
CMFB
$R_{n}$
$R_{p}$
$V_{\text {ref }}$
$k_{B}$
$T$
GBP
$\omega_{a}$
$\alpha$
$\mu_{0}$
$t_{O X}$
$E_{C R}$
$\theta$
$V_{\text {out }}$

Channel length modulation factor
Zero-bias threshold voltage
Body effect coefficient
Drain current
Thermal voltage
Subthreshold slope factor
Surface potential
Operational amplifier
Common-mode feedback
NMOS transistor on-resistance
PMOS transistor on-resistance
Common-mode reference voltage
Boltzmann constant
Temperature
Op Amp gain-bandwidth-product
Op Amp dominant pole frequency
Scaling factor
NMOS transistor zero field carrier mobility
Oxide thickness
Critical field
Transistor mobility parameter
Output voltage

## CHAPTER 1

## INTRODUCTION

### 1.1 Analog Multipliers

A multiplier generates an output $i_{o}$ proportional to the product of two input signals $x$ and $y$,

$$
\begin{equation*}
i_{o}=K x y \tag{1.1}
\end{equation*}
$$

where $K$ is a multiplication constant with suitable dimension, $x$ and $y$ represent AC or small signals.

Multiplier performance is specified in terms of accuracy and nonlinearity. Accuracy represents the maximum error of the actual output compared with the ideal value predicted by equation (1.1). Nonlinearity represents the maximum output deviation from the best straight line when one input is swept from end to end while the other input is fixed at a constant. A four-quadrant multiplier is a multiplier that accepts bipolar inputs and keeps the correct polarity relationship at the output. By contrast, a single-quadrant multiplier requires that both $x$ and $y$ are unipolar, a two-quadrant multiplier requires that either $x$ or $y$ be unipolar [1].

Analog multipliers are widely applied in analog computation, signal modulation/demodulation, a variety of voltage-controlled functions, and systems such as filters and neural networks as programmable elements [1-2].

Since analog multipliers are very important analog integrated circuits, they have been proposed in a variety of implementations by bipolar junction transistor (BJT) technology, with the popular Gilbert cell as the core in this technology. Gilbert proposed the first high performance four-quadrant multiplier based on the Gilbert cell [3], and achieved an accuracy of $0.1 \%$ in a useful frequency range from DC to about 500 MHz . Then Gilbert first used translinear (TL) and the translinear principle (TLP) to analyze large-signal behavior in a class of nonlinear-circuits. The key to TLP is to convert a linear constraint on the base-emitter voltages in a circuit (i.e., Kirchhoff's voltage law) into a product-of-power-law constraint on collector currents flowing in the circuit, through the exponential $I_{c}$ (collector current) - $V_{b e}$ (base-emitter voltage) characteristic of the BJT. From another point of view, this convention is realized through the characteristic that the BJT's transconductance is linear in its collector current [4-7].

Since the late 1970s, the metal-oxide-silicon field-effect transistor (MOSFET) has been widely applied in digital circuits. Although we find that MOSFET is not suitable for analog design in terms of its cutoff Frequency $\left(f_{\mathrm{T}}\right), \mathrm{DC}$ range of operation and noise performance when comparing with BJT [8], MOS transistors occupy a much smaller silicon area on the IC chip because of their comparatively smaller dimensions, and operate at a much lower supply voltage. A more important factor is that, with today's trends of large-volume technology and the demand for low-voltage and low-power systems [9], MOS is a reasonable choice for the technology of availability. Now the complementary MOS (CMOS) process is the dominant technology in the world, and it has also been applied extensively in the design of analog integrated circuits and mixedsignal circuits.

To date, it is a development trend to integrate entire systems on a single chip. This means that analog circuits will have to coexist on the same substrate along with dominant digital systems. Since CMOS technologies are primarily developed and optimized for digital systems at present, it is not easy to design quality analog circuits through standard CMOS processes for low-cost fabrication, and the key BJT Gilbert cell cannot be implemented by a standard CMOS process. Hence, although high performance BJT multipliers have been available for a long time, the implementation of CMOS multipliers is still necessary and challenging, especially for low-voltage and low-power circuit design.

Implementation of the analog multiplier has successfully been achieved in both bipolar and CMOS technologies, but in this thesis we focus on CMOS implementation. An excellent summary on CMOS multipliers that operate in a multitude of modes such as saturation, triode, and subthreshold region can be found in [1].

It should be mentioned that translinear structures are feasible in principle with CMOS technology by using MOS transistors working in the subthreshold region. From equation (2.5), we note the exponential current-voltage characteristic of the MOS transistor when it operates in the subthreshold region. However, the dynamic range and speed of such circuits would be too low to be practical for general applications.

Therefore, CMOS multiplier structures can be roughly grouped into triode or saturation, according to their MOS operating region, but they all have the same circuit topology as illustrated in Fig. 1.1 [1].


Fig. 1.1. Basic idea of multiplier.

The addition or subtraction of two voltage signals, $x$ and $y$, are applied as inputs to a nonlinear device (e.g., a MOS transistor). This nonlinear device can be represented by a high-order polynomial function, therefore generating terms like $x y, x^{2}, y^{2}$ and other higher order items. We know that the item $x y$ is the desired output, and those undesired terms are required to be cancelled. This is usually implemented by a nonlinearity cancellation scheme so as to yield the final output $i_{o}=K x y$.

A fully differential input configuration is usually preferred in a multiplier topology so as to achieve a better cancellation of nonlinearities. The differential multiplier has two inputs, $x$ and $y$, therefore four combinations are derived from these two differential signals, i.e., $(x, y),(-x, y),(-x,-y)$, and $(x,-y)$.

If MOS transistors are operating in triode region in the multiplier topology, the realization of four-quadrant multiplication and simultaneous cancellation of all the higher order and common-mode components is based on the following equation [1],

$$
\begin{align*}
& {[(X+x)(Y+y)+(X-x)(Y-y)]} \\
& -[(X-x)(Y+y)+(X+x)(Y-y)]=4 x y \tag{1.2}
\end{align*}
$$

Here, upper case letters, i.e., $X$ and $Y$, represent $D C$ or common mode components of the input signals. As we will see later in section 2.1, from the Shichman-

Hodges MOS transistor model, the term $V_{G S} V_{D S}$ in (2.2) can be used to realize equation (1.2).

In [1] more than a dozen of references are mentioned on the subject of triode region multipliers. However, we find that using passive resistors or MOS transistors biased in the triode region will limit the high-frequency operation and accuracy of the multiplier. Moreover, it will also increase the cost, power consumption, and chip area of the multiplier produced. In [1] more than seventy references are cited on the subject of CMOS multipliers operating in saturation region, so operation in saturation mode seems to be preferable to the triode mode to date primarily because there are more options for multiplier topologies that are practical.

If MOS transistors are operating in saturation region in the multiplier topology, the realization of four-quadrant multiplication and simultaneous cancellation of all the higher order and common-mode components is based on the following two equations [1, 10],

$$
\begin{align*}
& \left\{[(X+x)+(Y+y)]^{2}+[(X-x)+(Y-y)]^{2}\right\}-  \tag{1.3}\\
& \left\{[(X-x)+(Y+y)]^{2}+[(X+x)+(Y-y)]^{2}\right\}=8 x y
\end{align*}
$$

and

$$
\begin{align*}
& \left\{\left[(X+x)-(Y+y)+V_{b i a s}\right]^{2}+\left[(X-x)-(Y-y)+V_{b i a s}\right]^{2}\right\}- \\
& \left\{\left[(X-x)-(Y+y)+V_{b i a s}\right]^{2}+\left[(X+x)-(Y-y)+V_{\text {bias }}\right]^{2}\right\}=-8 x y \tag{1.4}
\end{align*}
$$

Here again, upper case letters, i.e., X and Y , represent DC or common mode components of the input signals, and $\mathrm{V}_{\text {bias }}$ is a DC bias voltage introduced to ensure that all the transistors remain in saturation. As we will see later in section 2.1, from the

Shichman-Hodges MOS transistor model, the term $V_{G S}{ }^{2}$ in (2.1) can be used to realize equations (1.3) and (1.4).

In [11-12] two multiplier circuits were proposed with all transistors operating in saturation region. The unique configurations in these circuits also make them possible for low voltage operation. In [11] the method of connecting only two transistors between the power supply and ground allowed low voltage operation. In [12] cross-coupled transistor pairs and floating voltage sources also allowed low voltage operation. In [13-14] sum and difference voltage squaring circuits were used, the multiplication operation was simply realized by the difference of their outputs. Voltage adders and squaring circuits $\left(V_{G S}{ }^{2}\right)$ were also used to realize multiplication with current as the output signal. In these types of multiplier, capacitive adders, resistive adders and active adders were reported as voltage adders [10, 15-17, 18-19], and the performance of the voltage adder directly affects the performance of the multiplier.

One may have noticed that the inputs of the CMOS multipliers are voltage signals based on equations (1.2), (1.3) and (1.4). Yet there is another way to implement CMOS multipliers using current as input signals, and the output is still current signal, e.g., socalled current-mode multipliers [5]. Evert Seevinck further applied the TL concept to the MOS transistor, and developed a systematic technique for the design of CMOS currentmode nonlinear signal processing circuits [20]. When implementing the translinear loop in this case, the main limitation is accuracy because the performance of the resulting circuits is very sensitive to deviations from the simple square-law model of the transistors in saturation, caused by channel-length modulation, mobility degradation and mismatching.

It is usually stated in the technical literature [5, 21-22] that current-mode circuits have wider signal bandwidths, larger dynamic ranges and lower power consumption when they are compared with their voltage-mode counterparts. Since there are no fundamental differences between them from the viewpoint of circuit theory, the only explanation of performance differences between published voltage-mode and currentmode circuits is that they are implemented by different design techniques. Voltage-mode circuits often use higher loop gains than current-mode circuits, and current-mode circuits are often made less complex than the voltage-mode circuits they are compared to at the cost of higher distortion and gain variation [23]. Here we can think about the example of designing an analog multiplier. If one needs to use analog adders or subtractors in the circuit, it is easier to realize in current-mode circuits than voltage-mode circuits. The reason is all that is required in a current-mode circuit is to put signal currents into the same node for addition or subtraction, while we have to design analog adder or subtractor blocks in a voltage-mode circuit.

In this thesis we use voltage signals as inputs. Based on equation (1.3), a modified voltage adder in [10] and the square law drain current, versus gate-source voltage characteristic of the MOSFET in the saturation region is used for the development of a multiplier realization in CMOS technology.

### 1.2 Analog Dividers

A divider performs analog division. Divider performance is specified in terms of accuracy.

Analog dividers are also important building blocks with wide application in analog computation, fuzzy control, and signal conditioning and processing, particularly in instrumentation areas [2, 24-25]. A typical application of a divider is for linearizing the behavior of certain transducers [26].

Although many sampled-data and switched-capacitor (SC) systems had been used in designing dividers [27-28], they do not yield a directly realizable continuous-time divider circuit and will not be discussed here.

Compared with analog multipliers, analog dividers require more complex circuitry, and there are much less references can be cited on the subject of analog divider realizations. Several research developments on this area are described below. They include the use of the feedback technique [27], the log-antilog technique [29], the voltage variable resistance (VVR) technique [26, 30-31], and the pool circuit technique [32]. The increased complexity and advantages/disadvantages of these realizations are also briefly discussed.

### 1.2.1 Feedback Technique

A divider can be realized by the feedback technique. Usually the divider consists of a multiplier and an operational-amplifier (op-amp) with or without resistors, as shown in Figs. 1.2 and 1.3. The multiplier circuit is connected between the output and the inverting terminal of the op-amp [27]. Here, $K_{I}$ and $K_{2}$ are the closed loop gains of each circuit.


Fig. 1.2. Divider circuit (A) using a multiplier in the feedback path of an op-amp.


Fig. 1.3. Divider circuit (B) using a multiplier in the feedback path of an op-amp.

Straightforward analysis shows that in both cases $v_{0}=K_{1} \cdot v_{1} / v_{2}$ or $v_{0}=K_{2} \cdot v_{1} / v_{2}$.
The divider circuitry is simple. The performance of these multiplier/dividers depends primarily on the performances of the multiplier and operational amplifier employed. Accuracy is mainly limited by offsets associated with the input and output variables. Using operational amplifiers as building blocks to synthesize the division function will limit the high-frequency operation, as well as the accuracy of the divider.

### 1.2.2 Conventional Log-Antilog Technique

A divider can be also realized by a conventional log-antilog technique, as shown schematically in Fig. 1.4 [29]. The divider consists of two log circuits, an antilog circuit, an op-amp and four identical resistors, R. Straightforward analysis shows that $v_{0}=K_{3} \cdot v_{1} / v_{2}$, here $K_{3}$ is the overall gain of the circuit.

Thus this way of thinking is to transform the division operation of two variables into the subtraction operation of their $\log$ function with the help of two $\log$ circuits, then to apply an antilog operation with the help of an antilog circuit. Log, $\log$ ratio, and antilog circuits are suitable for realization in BJT technology, and they have been implemented into several integrated circuit forms [29].


Fig. 1.4. Divider using log-ratio and anti-log circuits.

This technique is relatively complicated to be realized, because it has to use a log ratio network and an antilog circuit. Moreover, it is not suitable to be realized in CMOS technology.

### 1.2.3 Voltage Variable Resistance (VVR) Technique

Other implementations utilize the voltage variable resistance (VVR) property of a MOS transistor [26, 30-31]. A straightforward realization of the divider by this technique was presented in [26]. The simplest divider scheme with only one op-amp is shown in Fig. 1.5. In this circuit the drain-source conductance $g_{d s}$ of an NMOS transistor (Q1) was used.


Fig. 1.5. The basic scheme of a divider circuit using the VVR property of a MOSFET.

Here the VVR property of a MOS transistor is that the conductance of Q1 is linear with its gate-source voltage, $v_{2}$ [26],

$$
\begin{equation*}
g_{d s}=K_{1}+K_{2} v_{2} \tag{1.5}
\end{equation*}
$$

where $K_{1}$ and $K_{2}$ are two positive constants related to the pinch-off voltage and the drain saturation current of Q1.

If we get further insight into the circuit, a negative resistor, $-R_{2} R_{4} / R_{3}$, is implemented from node $v_{x}$ to ground by the help of the op-amp and resistors $R_{2}, R_{3}$, and R4. So we utilize this negative resistor to cancel the constant item $K_{l}$ in equation (1.5), by making

$$
\begin{equation*}
\frac{1}{R_{1}}+K_{1}-\frac{R_{3}}{R_{2} R_{4}}=0 \tag{1.6}
\end{equation*}
$$

which is usually met by adjusting $R_{4}$.
Therefore straightforward analysis of the circuit yields the following output voltages,

$$
\begin{array}{r}
v_{x}=\frac{1}{K_{2} R_{1}} \cdot \frac{v_{1}}{v_{2}} \\
v_{o}=\frac{1}{K_{2} R_{1}}\left(1+\frac{R_{3}}{R_{4}}\right) \frac{v_{1}}{v_{2}} \tag{1.8}
\end{array}
$$

which represents the division operation.
The disadvantage of this technique is obvious, because it is not very suitable for implementation in integrated circuit form. The reason is that equation (1.6) is required to be met in order to realize the division operation, and it is difficult to realize accurate resistances ( $<1 \%$ ) in the form of integrated circuits.

### 1.2.4 Pool Circuit Technique

A recently proposed circuit used pool circuits [33] as function blocks to realize the division operation [32].

Fig. 1.6 shows the pool circuit [33], it consists of two standard operational transconductance amplifiers (OTAs). The operation principle of this circuit is explained as following. Assume that all the NMOS transistors in Fig. 1.6 are biased in the saturation region with individual bulks connected to their sources to eliminate the bulk effects, and the transconductance of $\mathrm{M}_{1}-\mathrm{M}_{4}$ is equal to $g_{m}$. Here $I_{B}$ is a DC current source.


Fig. 1.6. The pool circuit proposed by Tsay and Newcomb in [33].

Then at the output node $V_{o}$, the sum of total currents is zero, that is,

$$
\begin{equation*}
g_{m}\left(V_{1}-V_{o}\right)+g_{m}\left(V_{2}-V_{3}\right)=0 \tag{1.9}
\end{equation*}
$$

Therefore,

$$
\begin{equation*}
V_{o}=V_{1}+V_{2}-V_{3} \tag{1.10}
\end{equation*}
$$

So the pool circuit can realize addition and subtraction operations simultaneously.
The proposed CMOS divider is shown in Fig. 1.7 [32].


Fig. 1.7. The proposed CMOS divider in [32].

Applying the previous conclusions, the gate-to-source voltages of $M_{A}$ and $M_{B}$ are,

$$
\begin{equation*}
V_{G S A}=V_{B}-V_{O}+V_{t} \tag{1.11}
\end{equation*}
$$

and

$$
\begin{equation*}
V_{G S B}=V_{B}+V_{O}+V_{t} \tag{1.12}
\end{equation*}
$$

therefore, the difference of drain currents of $\mathrm{M}_{\mathrm{A}}$ and $\mathrm{M}_{\mathrm{B}}$ is,

$$
\begin{equation*}
I_{1}-I_{2}=K\left(V_{B}-V_{O}\right)^{2}-K\left(V_{B}+V_{O}\right)^{2}=-4 K V_{B} V_{O} \tag{1.13}
\end{equation*}
$$

Note that the output current $I_{3}$ of the OTA is approximately proportional to its input signal $V_{C}$,

$$
\begin{equation*}
I_{3} \cong g_{m c} V_{C} \quad \text { if } \quad \frac{2 I_{C}}{K_{C}} \gg V_{C}^{2} \tag{1.14}
\end{equation*}
$$

Because the total current at node $V_{O}$ is zero, finally,

$$
\begin{equation*}
V_{O}=\frac{g_{m c} V_{C}}{4 K V_{B}} \tag{1.15}
\end{equation*}
$$

which represents a division operation.
Here, $V_{O}$ is the output signal, $V_{B}$ is an input signal acting as the denominator, $V_{C}$ is another input signal acting as the numerator, $V_{t}$ is the threshold voltage of $\mathrm{M}_{\mathrm{A}}$ and $\mathrm{M}_{\mathrm{B}}, K$ is the tranconductance parameter of $\mathrm{M}_{\mathrm{A}}$ and $\mathrm{M}_{\mathrm{B}}, g_{m c}$ is the transconductance of $\mathrm{M}_{3}$ and $\mathrm{M}_{4}, K_{C}$ is the transconductance parameter of $\mathrm{M}_{3}$ and $\mathrm{M}_{4}$, and $I_{C}$ is a DC current source.

The advantage of this technique is that it does not use any resistors and op-amps in the circuit, so the performance of its high-frequency operation is excellent. The disadvantage is that it is not very suitable for modern deep submicron process technology for the simple reason that it requires an accurate threshold voltage $V_{t}$, which is not a fixed value, and this situation becomes more serious for N -well process by considering bulk
effects. The divider circuit was simulated with $2-\mu \mathrm{m}$ P-well process parameters in [32]. From simulation results reported, the total harmonic distortion was less than $1 \%$ with an input range up to $\pm 1 \mathrm{~V}$, and its 3 dB bandwidth was about 7 MHz .

### 1.3 The Proposed Analog Multiplier/Divider

From the previous discussions, we consider it is necessary and beneficial to develop a new CMOS analog multiplier/divider operating in low voltages and achieving a higher accuracy and bandwidth.

In this thesis a new CMOS four-quadrant multiplier/divider is proposed. The idea is based on the work of $[1,10,15]$. As we mentioned before, voltage adders and squaring circuits $\left(V_{G S}{ }^{2}\right)$ can be used to realize multiplication with current as the output signal. The new multiplier is derived from equation (1.3), which is more obvious by modifying it to the following form:

$$
\begin{align*}
& K_{n}\left\{\left[(X+x)+(Y+y)-V_{t}\right]^{2}+\left[(X-x)+(Y-y)-V_{t}\right]^{2}\right\}-  \tag{1.16}\\
& K_{n}\left\{\left[(X-x)+(Y+y)-V_{t}\right]^{2}+\left[(X+x)+(Y-y)-V_{t}\right]^{2}\right\}=8 K_{n} x y
\end{align*}
$$

where $K_{n}$ is a constant equal to $\mu C_{o x} W / 2 L, \mu$ is the mobility of charge carriers, $C_{o x}$ is the gate oxide capacitance per unit area, $W / L$ is the transistor aspect ratio, and $V_{t}$ is MOS transistor threshold voltage. The DC component is needed to ensure that all of the transistors are biased in saturation region. Note the introduction of $V_{t}$ in the LHS of (1.16) does not affect the final result, and it is also worthy noting that the equation (1.16) is valid under the conditions of $K_{n}$ and $V_{t}$ are perfectly matched across the four items in the LHS of (1.16).

Therefore four voltage adders are required to generate multiplication using (1.16). To generate the squared terms and hence an output current, four NMOS transistors can be used and their respective drain currents are added and subtracted from each other. In this thesis we present a modified version of the multiplier circuit in [10].

For the divider realization, we consider using a voltage feedback technique with two feedback loops, which is easy to design and analyze. One feedback loop is used to realize analog division. The other feedback loop is a common-mode feedback loop which will be introduced in more detail in chapter 2.

Assume two multipliers are used and their current difference is converted into voltage by small signal output resistance $r_{0}$, then amplified by a very large gain $A$. Let the inputs to one multiplier be $K_{1,2}$ and $X_{1,2}$. The second multiplier can be driven with inputs $Y_{1,2}$ and $Z_{1,2}$. Here $K_{1,2}$ represent two differential inputs as $K_{1}$ and $K_{2}$, and $K_{2}=K+k$, $K_{1}=K-k$, upper case letter $K$, represent DC or common mode component, lower case letter $k$, represent AC or small signal component. Other symbols $X_{1,2}, Y_{1,2}$, and $Z_{1,2}$ have the similar meaning. Therefore the following voltage equation can be written:

$$
\begin{equation*}
2 K_{n} A r_{o}\left[\left(K_{2}-K_{1}\right)\left(X_{2}-X_{1}\right)-\left(Y_{2}-Y_{1}\right)\left(Z_{2}-Z_{1}\right)\right]=W \tag{1.17}
\end{equation*}
$$

where $W$ is the voltage output.
An analog divider can be realized with $Y_{2}$ directly connected to $W$ by feedback. That means, there is no input connected to $Y_{2}$. Therefore,

$$
\begin{equation*}
W=\frac{\left(K_{2}-K_{1}\right)\left(X_{2}-X_{1}\right)}{\left(\left(Z_{2}-Z_{1}\right)+\frac{1}{2 K_{n} A r_{o}}\right)}+\frac{Y_{1}\left(Z_{2}-Z_{1}\right)}{\left(\left(Z_{2}-Z_{1}\right)+\frac{1}{2 K_{n} A r_{o}}\right)} \tag{1.18}
\end{equation*}
$$

If $\left|Z_{2}-Z_{1}\right| \gg 1 /\left(2 K_{n} A r_{o}\right)$, then equation (1.18). can be simplified to

$$
\begin{equation*}
W=\frac{\left(K_{2}-K_{1}\right)\left(X_{2}-X_{1}\right)}{\left(Z_{2}-Z_{1}\right)}+Y_{1} \tag{1.19}
\end{equation*}
$$

which represents the multiplication/division operation plus a DC offset $Y_{1}$.
The remainder of this thesis is devoted to a description of the proposed subcircuits that perform addition, multiplication and division, circuit analysis, a discussion of second order effects, a presentation of our simulation and experimental results, and corresponding correction and improvement in our analog multiplier/divider.

## CHAPTER 2

## A NEW MULTIPLIER/DIVIDER

### 2.1 MOS Transistor Static Modelling

The simplest model that analytically describes the drain current in heavy inversion when the gate-source voltage exceeds the threshold voltage $\left(V_{G S}>V_{t}\right)$ of a MOS transistor is the Shichman-Hodges model [34], first described in 1968. The model for NMOS transistors can be written mathematically as follows:

$$
\begin{align*}
& I_{D}=K_{n}\left(V_{G S}-V_{t}\right)^{2}\left(1+\lambda V_{D S}\right) \quad V_{D S} \geq V_{G S}-V_{t}  \tag{2.1}\\
& I_{D}=K_{n}\left\{2 V_{D S}\left(V_{G S}-V_{t}\right)-V_{D S}^{2}\right\} \times\left(1+\lambda V_{D S}\right) \quad V_{D S}<V_{G S}-V_{t}  \tag{2.2}\\
& V_{t}=V_{t 0}+\gamma\left(\sqrt{V_{S B}+0.6}-\sqrt{0.6}\right) \tag{2.3}
\end{align*}
$$

In this model, the $K_{n}$ parameter is fabrication process related, as is the parameter $\gamma$, which is the bulk effect coefficient. The parameter $\lambda$ is the channel-length modulation factor, used to model the finite output conductance in the saturation region, i.e. it models the increase in drain current with increasing drain-source voltage in saturation. It should be noted that non-zero $V_{S B}$ results in an increase in threshold voltage. This phenomenon causes problems in analog IC design as we shall see later.

Although these equations provide a quite accurate representation of the drain current of a MOSFET, they are too complicated to incorporate in a circuit synthesis procedure. Usually a simpler expression for (2.1) is used:

$$
\begin{equation*}
I_{D}=K_{n}\left(V_{G S}-V_{t}\right)^{2} \quad V_{D S} \geq V_{G S}-V_{t} \tag{2.4}
\end{equation*}
$$

Omitting the channel-length modulation factor is justified by the fact that, in the synthesis procedure usually all devices are operated well into the saturation region. The assumption of no channel-length modulation however, is a serious one since, $\lambda$ adversely depends on channel length $L$, and short channel length causes $I_{D}$ to be dependent on $V_{D S}$. Designers use the terms $V_{G S}{ }^{2}$ in (2.1), $V_{G S} V_{D S}$ in (2.2), or $V_{D S}{ }^{2}$ in (2.2) to implement the multiplication equations.

The Shichman-Hodges model is a reasonable representation for long-channel devices fabricated in larger feature size processes, (for channel lengths and widths greater than, say 10 micrometers). It predicts a square-law behaviour in saturation. Modern small-geometry device behaviour deviates significantly from this model, and newer more sophisticated models have been developed [35]. Nevertheless, the model described here has great value in predicting the functional behaviour of circuits, and it is still used extensively in this context.

When $V_{G S}<V_{t}$ the transistor is not turned off completely. It is said to be operating in the subthreshold or weak inversion region of operation in this mode. In the subthreshold region, the drain current is mainly diffusion current, and the transistor behaves somewhat like a bipolar transistor with drain current given by,

$$
\begin{equation*}
I_{D} \cong I_{o} \frac{W}{L} e^{\frac{\left(V_{G S}-V_{o n}\right)}{n V_{T}}}\left(1-e^{\frac{-V_{D S}}{n V_{T}}}\right)\left(1+\lambda V_{D S}\right) \tag{2.5}
\end{equation*}
$$

where $I_{o}=\frac{\mu C_{o x} V_{T}{ }^{2}}{\left(2 \sqrt{2 \Phi_{F}}+V_{S B}\right)}$.
In this model, $I_{o}$ is a process parameter, $n$ is the subthreshold slope factor, and $V_{T}$ is the thermal voltage, $\Phi_{F}$ is a constant relevant to temperature and MOS transistor doping concentration.

### 2.2 Analog Adder

As we discussed in chapter one, adder circuits are needed to implement the novel CMOS analog multiplier/divider circuit. In [10], two kinds of adder circuit are proposed to perform addition on the two input signals in accordance with equation (1.16). One of these two adder circuits is redrawn in Fig. 2.1.


Fig. 2.1. The adder circuit proposed in [10].

In order to understand the principle of operation of this circuit, we assume that all the transconductance parameters of these four transistors are the same, threshold voltages of each pair of series connected transistors are perfectly matched, and output resistances of these four transistors are neglected. Under these conditions, the gate to source voltage
of each pair of series connected transistors must be the same. This means that the voltage at node $c$ is $\mathrm{V}_{\mathrm{dd}}-V_{l}$. Since M3 and M4 are PMOS transistors, the source to gate voltage of M 4 is $\mathrm{V}_{\mathrm{dd}}-\left(\mathrm{V}_{\mathrm{dd}}-V_{1}\right)$, or $V_{l}$. Therefore $V_{o}$ is equal to $\left(V_{1}+V_{2}\right)$.

As shown in Fig. 2.1, the analog adder consists of two transistors between the supply rails and operates off a single supply. However, this adder circuit suffers from bulk effects in a N -well process. That is, because the substrates of M1 and M2 are both connected to analog ground, the threshold voltages of M1 and M2 will be different. In fact the threshold voltage of M 2 will be greater than that of M 1 .

Here a new version of adder circuit is proposed in order to eliminate the bulk effects in a N -well process. The new all PMOS transistor adder circuit is shown in Fig. 2.2.


Fig. 2.2. An all PMOS transistor adder circuit.

The operation of this adder is conceptually the same as that in Fig. 2.1. By assuming that all the transconductance parameters of these four transistors are the same, and threshold voltages of each pair of series connected transistors are the same, the output voltage $V_{0}$ is equal to $\left(V_{1}+V_{2}\right)$. All aspect ratios of PMOS transistors in our final
design are $100 \mu \mathrm{~m} / 1 \mu \mathrm{~m}$, in order to compensate the short channel effects and increase the operating speed.

### 2.3 Analog Multiplier

To implement the analog multiplier, the four adder sub-circuits and four NMOS transistors, M13-M16, are arranged according to equation (1.16). The proposed analog multiplier is shown in Fig. 2.3 (a), the equivalent block diagram is shown in Fig. 2.3 (b).


Figure 2.3 (a). The proposed analog multiplier.


Figure 2.3 (b). The equivalent block diagram.

Here transistors M1-M12 make up the four adders, with the two middle transistors (M1/2 and M7/8) simultaneously feeding two adders. Let input voltages $V_{1}$ and $V_{3}$ be $Y \pm y$, and input voltages $V_{2}$ and $V_{4}$ be $Z \pm z$, respectively. Transistors M13-16 are used to convert the output voltage of each adder sub-circuit into a current, which is where the square law characteristic of the MOS transistors operating in saturation comes in. The aspect ratios of these four transistors are designed to be $20 / 2 \mu \mathrm{~m}$, one consideration is to compensate the short channel effects, the other consideration is to reduce the total power consumption by limiting the currents of $I_{1}$ and $I_{2}$. For example, if common-mode components of $Y$ and $Z$ are chosen to be 1.4 V and 0.3 V respectively, the drain currents of M13-16 are close to 0.68 mA , therefore the currents of $I_{1}$ and $I_{2}$ are close to 1.36 mA . Referring to equation (1.16), the subtraction of the currents $\left(I_{2}-I_{1}\right)$ yields the correct output current of $8 K_{n} y z$. Note that two multipliers are required to make up the divider.

### 2.4 Analog Divider

Fig. 2.4 is a simplified block diagram of the complete multiplier/divider.


Figure 2.4. The simplified block diagram of the multiplier/divider.

Internal signals are actually in the form of currents, but the function of the multiplier/divider can be understood by using voltages throughout, as shown in this figure.

The multiplier/divider responds to the difference signals $2 k=K_{2}-K_{1}=(K+k)-(K-k)$, $2 x=X_{2}-X_{1}=(X+x)-(X-x)$ and $2 z=Z_{2}-Z_{1}=(Z+z)-(Z-z)$, and rejects common-mode voltages on these inputs under the condition of perfect matching. The high-gain op-amp nulls the difference between the inverting terminal and the non-inverting terminal, according to equations (1.17), (1.18), and (1.19) to generate the final output $W=V_{\text {out }}$.

To implement the divider, the sub-circuits are arranged according to equation (1.17) except that two multiplier output currents are cross-connected in order to simplify the circuitry. Two multiplier output currents are converted into voltages at each input terminal of the high gain operational amplifier. That way equation (1.19) can be realized.

The realization of the division operation requires two analog multipliers, so current source transistors $\mathrm{M}_{\mathrm{d}}$ and $\mathrm{M}_{\mathrm{e}}$ must supply DC currents $I_{I T}$ and $I_{2 T}$, close to two times of the currents of $I_{1}$ and $I_{2}$, respectively. The values of $I_{I T}$ and $I_{2 T}$ are roughly the same, 2.74 mA . Therefore aspect ratios of $\mathrm{M}_{\mathrm{d}}$ and $\mathrm{M}_{\mathrm{e}}$ are designed to be $3 \times 90 / 1 \mu \mathrm{~m}$, where 3 as the multiplier, means effectively there are three transistors parallel connected.

It is difficult to keep the drain voltages of these two current source transistors the same for the following two reasons. First, the drain voltages of these two transistors depend on the common-mode and small-signal components of the input signals, and this is the dominant reason. Second, a mismatch effect occurs in transistors $M_{d}$ and $M_{e}$, with this being the minor reason. Both effects cause a DC biasing problem of the high gain operational amplifier. In order to stabilize the drain voltages of current source transistors $M_{d}$ and $M_{e}$, and to let the high gain operational amplifier work properly, a common-mode feedback (CMFB) circuit is introduced in the circuit. The CMFB circuit fixes the common-mode level of the drain voltages of $\mathrm{M}_{\mathrm{d}}$ and $\mathrm{M}_{\mathrm{e}}$ to $\mathrm{V}_{\text {ref }}$.

To supply the $D C$ biasing voltages for the op-amp and $V_{\text {ref }}$, a self-biased reference with a start-up circuit is also introduced in the whole circuit, as we will explain later.

### 2.5 Operational Amplifier

By avoiding the cascode scheme of the transistors, a two-stage operational amplifier (opamp) was chosen for achieving larger output ranges with a single +3.3 V power supply voltage. The op-amp is the most useful building block in analog integrated circuit design [36-38]. A block diagram of a basic two-stage CMOS op-amp is shown in Fig. 2.5.


Figure 2.5. Block diagram of a basic two-stage CMOS op-amp.

The first stage of the op-amp is a differential amplifier, which is composed of a differential pair terminated in an active load and biased by a simple DC current source. The output of this stage is connected to another CMOS gain stage, a common source stage. The op-amp is frequency compensated by a compensation capacitor $C_{c}$ connected around the common source gain stage in order to prevent oscillation when the op-amp is applied in a feedback loop. Since the op-amp is used to drive a purely capacitive load, which is the case in the design of the analog multiplier/divider, the output buffer is not needed [39].

The design goals of this operational amplifier are a DC gain not less than 100 dB and gain bandwidth product (GBP) not less than 40 MHz . Fig. 2.6 shows the circuit schematic diagram of the operational amplifier used in the design of the multiplier/divider circuit. Two points that are different from the basic concept of the twostage op-amp can be recognized in this schematic. First, the circuit is frequency compensated by a series R-C network ( $\mathrm{Mc}-\mathrm{Cl}$ ) connected around the gain stage, and transistor Mc operates with no de drain current. The reason is that, in the basic two-stage CMOS op-amp including Miller compensation, a right-half-plane (RHP) zero exists in
the circuit which value is not far from the origin, and this zero considerably degrades the stability of the circuit by yielding more phase shift [35]. One technique to deal with the RHP zero is to insert a resistor in series with the compensation capacitor, and in practice, the resistor is usually implemented using a MOS transistor biased in the triode region, as shown in Fig. 2.6. Second, in order to reduce the standby current of the output stage, a class-AB output stage is used, and two additional NMOS transistors Mp6 and Mp7 implement this.

In this compensation approach, the dominant pole is set by compensation capacitor C 1 , and the first non-dominant pole is inversely proportional to C 2 . Usually the compensation capacitor should be selected to give an acceptable phase margin for the largest C2. In the circuit, since the total load capacitance varies for each amplifier, a maximum load capacitance of value 8 pF was chosen to ensure operation stability, and C 1 is chosen as 20 pF accordingly. These two capacitors will set the dominant pole and the first non-dominant pole. We can try to move the RHP zero into the left-half-plane (LHP) so as to cancel the first non-dominant pole and increase the GBP, and this occurs if $\mathrm{R} \cong(\mathrm{C} 1+\mathrm{C} 2) / g_{m p s} \mathrm{C} 1[35,40-41]$. Substituting the PMOS model parameters of $\mu_{p} C_{o x}$ to $33 \mu \mathrm{~A} / \mathrm{V}^{2}$ and $V_{t p}$ of -0.68 V , we note that $W / L$ of Mp 8 is $8 \mathrm{x} 25 \mu \mathrm{~m} / 1 \mu \mathrm{~m}$. By hand calculation, we get the transconductance of transistor Mp 8 to be around $2.3 \mathrm{~mA} / \mathrm{V}$, therefore $R \cong 609 \Omega$. From simulation results we found that the optimum value of $R$ is around $300 \Omega$, and here Mc acts as a resistor close to $300 \Omega$ whose value is controlled by its aspect ratio.

Table 2.1 shows all the sizes of the transistors used in this operational amplifier. Here again a multiplier of " 5 " means effectively there are five transistors parallel
connected. The reason is that in TSMC's CMOS P18 process, the maximum width for one transistor is limited to $100 \mu \mathrm{~m}$.


Figure 2.6. Two-stage CMOS operational amplifier with class-AB output stage.

Table 2.1. Transistor sizes used in Fig. 2.6.

| Transistor's number | Width ( $\mu \mathbf{m}$ ) | Length ( $\mu \mathbf{m}$ ) | Multiplier |
| :---: | :---: | :---: | :---: |
| Mp1-Mp2 | 50 | 1 | 5 |
| Mp3-Mp4 | 25 | 1 | 5 |
| Mp5 | 100 | 1 | 1 |
| Mp6 | 100 | 1 | 1 |
| Mp7 | 50 | 3 | 1 |
| Mp8 | 25 | 1 | 8 |
| Mp9 | 100 | 1 | 1 |
| Mc | 80 | 1 | 1 |

A circuit useful in simulating the open-loop gain of an op-amp with or without compensation is shown in Fig. 2.7 [39]. The resistive feedback ensures a DC biasing condition, while the capacitor/resistor combination eliminates AC signals fed back from the output to the inverting terminal of the op-amp.


Figure 2.7. Circuit used to measure open-loop gain and frequency response.

To simulate the circuit, Cadence Spectre(S) with level 28 models was used. If the feedback factor $\beta$ does not depend on the frequency, the worst-case stability corresponds to unity-gain feedback, that is, $\beta=1$. For this reason, we analyze the magnitude and phase response without considering the feedback factor $\beta$. The simulated AC magnitude and phase response of the designed op-amp are shown in Fig. 2.8. We note that the DC gain was 107 dB , and the op-amp's gain bandwidth product (GBP) was 42 MHz , which implies the transconductance of transistor Mp 1 or Mp 2 to be around $5.3 \mathrm{~mA} / \mathrm{V}$. To verify the validity of the GBP value, we substitute the NMOS model parameters of $\mu C_{o x}$ as 140 $\mu \mathrm{A} / \mathrm{V}^{2}$ and $V_{t}$ as 0.72 V , and note that $W / L$ of Mp 1 or Mp 2 is $5 x 50 \mu \mathrm{~m} / 1 \mu \mathrm{~m}$. By hand calculation, we get the transconductance of transistor Mp 1 or Mp 2 to be around 5.7 $\mathrm{mA} / \mathrm{V}$, which is very close to the simulation result.

Normally we desire no less than a $45^{\circ}$ phase margin when compensating an opamp. Here the point at which the open-loop gain is unity $(0 \mathrm{~dB})$ corresponds to a phase shift of $-120^{\circ}$, or a $60^{\circ}$ phase margin, so the designed op-amp is stable by itself. Since the high-frequency (larger than 1 MHz ) gain of this op-amp is not very high, the operational bandwidth of the analog divider is limited by this op-amp. Because we just wanted to prove a new design concept to realize an analog divider, we used this op-amp in the circuit. However, the performance of the analog multiplier/divider can be improved by improving the op-amp design.


Figure 2.8. The simulated AC magnitude and phase response of the designed op-amp.

### 2.6 Common Mode Feedback Circuit

Feedback loops are necessary to hold the common-mode voltage, at nodes operating fully differentially, at a constant value. As a general rule, if the output CM level cannot be determined by "visual inspection" of the circuit and requires calculations based on device properties, then it is poorly defined [35]. This is the case in Fig. 2.4, so a common mode feedback circuit is necessary to hold the node voltages at $d$ and $e$.

In Fig. 2.4 the simplest common mode detector, which consists of two equal resistors $R$, senses the average voltage at the midway of the two resistors to a value of $\left(V_{d}+V_{e}\right) / 2$. The common mode detector, along with common mode reference voltage $\mathrm{V}_{r e f}$ and another servo op-amp (the same as the op-amp we discussed above), consist of the common mode feedback (CMFB) circuit. Of course one can use a more advanced. CMFB circuit here, but again the objective was just to use this circuit to verify the behaviour of the analog multiplier/divider. Thus we chose this CMFB circuit as a functional block to realize the multiplier/divider.

The circuit functions as follows: The output common mode level is measured by the common-mode detector and compared to the desired common-mode reference voltage $\mathrm{V}_{\text {ref }}$ at the inputs of a high gain servo amplifier. The negative feedback loop is completed through $\mathrm{M}_{\mathrm{d}}$ and $\mathrm{M}_{\mathrm{e}}$. If $V_{d}$ and $V_{e}$ were at different potentials, the common mode detector result $\left(V_{d}+V_{e}\right) / 2 \neq \mathrm{V}_{\text {ref. }}$. This in turn would generate a correction, $\mathrm{V}_{\text {ctrl, }}$, dependent on the error. Since $\mathrm{V}_{\text {ctrl }}$ is tied to both gates of $\mathrm{M}_{\mathrm{d}}$ and $\mathrm{M}_{\mathrm{e}}$ via negative feedback, it forces $V_{d}=V_{e}$ to center the signals around $\mathrm{V}_{\text {ref }}$ if the loop was designed properly. In order that the common-mode level be as close to $\mathrm{V}_{\text {ref }}$ as possible, the servo amplifier should be designed to have a large DC gain. This means that its bandwidth cannot be expected to be very high [42]. The gain of the designed op-amp in this case was sufficient so that it could serve as a servo amplifier also.

### 2.7 Threshold Voltage Referenced Self-Biasing

Voltage and current references are extensively used in analog CMOS integrated circuit design. A good voltage or current reference means that it is independent of power supply voltage and process. We can design voltage reference from the power supplies using resistors and/or the MOSFET transistors in a straightforward manner, as shown in Fig. 2.9 [39].





Fig. 2.9. Voltage divider implementations in CMOS.

The common disadyantage of these voltage reference implementations is that, variations in $\mathrm{V}_{\mathrm{dd}}$ directly affect the currents in the circuit, thus $V_{\text {ref }}$ depends on power supply voltage $\mathrm{V}_{\mathrm{dd}}$. A DC biasing circuit that can reduce the effect of power supply variations on currents is shown in Fig. 2.10 [37, 39].


Figure 2.10. Threshold reference self-biasing circuit with startup circuit.

The circuit operates as follows. Neglecting the output resistances and body effects of the transistors, suppose the current $I$ flows through the resistor $\mathrm{R}_{\mathrm{v}}$, we can apply Kirchoff's voltage law and the Shichman-Hodges model, such that the voltage drop across $\mathrm{R}_{\mathrm{v}}$ is then given by [39],

$$
\begin{equation*}
I R_{v}=V_{G S 10}=V_{t n}+\sqrt{\frac{2 I}{\mu C_{o x}(W / L)_{10}}} \tag{2.6}
\end{equation*}
$$

This equation indicates that the current $I$ can be obtained through resistance $\mathrm{R}_{\mathrm{v}}$, as well as transconductance parameter and threshold voltage of transistor Mv10. The accuracy of the current $I$ is only affected by the accuracy of the threshold voltage and the resistance $\mathrm{R}_{\mathrm{v}}$. Thus the current $I$ does not depend on the power supply voltage $\mathrm{V}_{\mathrm{dd}}$.

MOSFETs Mv5-Mv8 are designed to have the same aspect ratios, forcing the same current $I$ to flow through Mv9 and Mv10. MOSFETs Mv7 and Mv8 mirror the same current $I$ that flows through Mv 9 and $\mathrm{Mv10}$, and generate reference voltages $\mathrm{V}_{\text {ref }}$ and $\mathrm{V}_{b}$ on the two diode-connected transistors Mv11 and Mv12.

A startup circuit is necessary for this self-biased circuit because two results of $I$ are expected from equation (2.6). This is clearly illustrated by Fig. 2.11 [39], where point $A$ in this figure corresponds to the desired $I$, while point $B$ corresponds to $I=0$.


Fig. 2.11. Two possible operating points of self-biased circuit.

The startup circuit is used to avoid operation at point $B$. The principle of this startup circuit is as follows. If the gate voltage of Mv9 is at or near zero, Mv4 turns on because the gate voltage of Mv 4 is $2 V_{G S}$, then the gate voltage of Mv 9 eventually goes up until it reaches $2 V_{G S}$, this causes Mv4 to be turned off and the startup circuit is disconnected from the threshold reference self-biasing circuit. That is, once the selfbiasing circuit is operating at point $A$, the startup circuit does not affect its operation anymore.

In Fig. 2.10, $\mathrm{R}_{\mathrm{v}}$ is chosen as $1 \mathrm{k} \Omega$. Table 2.2 shows all the sizes of the transistors in the circuit. From the circuit, we can obtain $\mathrm{V}_{\text {ref }}=1.75 \mathrm{~V}$ and $\mathrm{V}_{b}=1.1 \mathrm{~V}$.

Table 2.2. Transistor sizes used in Fig. 2.10.

| Transistor's number | Width ( $\mu \mathbf{m}$ ) | Length ( $\mu \mathbf{m}$ ) | Multiplier |
| :---: | :---: | :---: | :---: |
| Mv1 | 40 | 1 | 1 |
| Mv2 | 1 | 1 | 1 |
| Mv3 | 1 | 1 | 1 |
| Mv4 | 20 | 1 | 1 |
| Mv5-Mv8 | 100 | 1 | 1 |
| Mv9 | 100 | 1 | 3 |
| Mv10 | 100 | 1 | 2 |
| Mv11 | 14.6 | 1 | 1 |
| Mv12 | 54.5 | 1 | 2 |

### 2.8 The Complete Analog Multiplier/Divider

Fig. 2.12 shows the complete schematic of the novel four-quadrant CMOS analog multiplier/divider without the biasing circuits.


Fig. 2.12. The complete schematic of the analog multiplier/divider (without biasing circuitry).

In the circuit layout, common-mode sampling resistors $R$ 's are realized in the form of transistors. We know that a NMOS switch exhibits an on-resistance that increases as the input voltage becomes more positive, while a PMOS switch exhibits an on-
resistance that decreases as the input voltage becomes more positive. It is then possible to employ "complementary" switches so as to achieve a relatively constant on-resistance, but usually the allowable range of signal swing across the transistors is required to be small, this is the case when it is used as common-mode sampling resistor. Fig. 2.13 shows the idea behind using two complementary transistors to replace a resistor.


Fig. 2.13. Using two complementary transistors to replace a resistor.

In the analog multiplier/divider, common-mode sampling resistors $R$ 's are optimized to be $4.5 \mathrm{k} \Omega, V_{A, ~ o r ~}^{B}$ was set to be 1.75 V , around the middle of the power voltage supply. It can be shown that, such a combination produces an equivalent resistance $R_{\text {on,eq }}$ given by,

$$
\begin{equation*}
R_{o n, e q}=R_{n} / / R_{p} \tag{2.7}
\end{equation*}
$$

where,

$$
\begin{equation*}
R_{n} \cong \frac{1}{\mu_{n} C_{o x}\left(\frac{W}{L}\right)_{N}\left(V_{d d}-V_{A, o r B}-V_{t n}\right)} \tag{2.8}
\end{equation*}
$$

$$
\begin{equation*}
R_{p} \cong \frac{1}{\mu_{p} C_{o x}\left(\frac{W}{L}\right)_{P}\left(V_{A, o r B}-\left|V_{t p}\right|\right)} \tag{2.9}
\end{equation*}
$$

which further simplifies to,

$$
R_{o n, e q} \cong \frac{1}{\mu_{n} C_{o x}\left(\frac{W}{L}\right)_{N}\left(V_{d d}-V_{t n}\right)-\left[\mu_{n} C_{o x}\left(\frac{W}{L}\right)_{N}-\mu_{p} C_{o x}\left(\frac{W}{L}\right)_{P}\right] V_{A, o r B}-\mu_{p} C_{o x}\left(\frac{W}{L}\right)_{P}\left|V_{t p}\right|}
$$

It should be noted that both the NMOS and PMOS transistors are required to operate in deep triode region. In the final design, the aspect ratios for the NMOS and PMOS transistor were the same, $5.5 \mu \mathrm{~m} / 1 \mu \mathrm{~m}$, which yielded an on resistance of approximately $4.5 \mathrm{k} \Omega$.

## CHAPTER 3

## CIRCUIT ANALYSIS

### 3.1 The Range of Input Signals

As we stated earlier, in order for these multipliers to work properly, we must set all the transistors operating in saturation region. These requirements place restrictions on the range of input values of the adders and NMOS current generators, e.g., M13-M16 in Fig. 2.3 (a), and are given by [10],

$$
\begin{align*}
& \frac{V_{d d}-\left|V_{t p}\right|}{2} \leq V_{1} \leq V_{d d}-\left|V_{t p}\right|  \tag{3.1}\\
& -\left|V_{t p}\right| \leq V_{2} \leq V_{d d}+\left|V_{t p}\right|-2 V_{1}  \tag{3.2}\\
& V_{t n}<V_{1}+V_{2}  \tag{3.3}\\
& V_{1}+V_{2}-V_{t n} \leq V_{e} \tag{3.4}
\end{align*}
$$

Referring to Fig. 2.3 (a) and Fig. 2.4, $V_{t n}$ is the threshold voltage of M13-M16, $V_{t p}$ is the threshold voltage of M1-M12, and $V_{e}$ is the drain voltage of M15, M16 and Me, at node $e$.

From these ranges, the common mode voltage $\{Y, Z, W$ and $X\}$ that allows for maximum input swing can be found in a straightforward manner. Since the bulk of a PMOS transistor can be connected to either $V_{d d}$ or source for an N-well process, bulk effects are eliminated.

From equations (3.1) and (3.2), if $V_{\mathrm{dd}}=3.3 \mathrm{~V},\left|V_{t p}\right| \cong 0.7 \mathrm{~V}$, then
$1.3 V \leq V_{1} \leq 2.6 \mathrm{~V}$, and $-0.7 \mathrm{~V} \leq V_{2} \leq 4-2 V_{1}$ can be derived. In our simulation results, in order to avoid large overdrive voltages and limit currents of M13-M16, Md and Me, we choose DC biasing voltages close to the lower limits of (3.1) and (3.2). When considering the limits set by (3.3) and (3.4), and a range of signal swing, we choose the commonmode level of $V_{I}$ to be 1.4 V , and the common-mode level of $V_{2}$ to be 0.3 V , to simulate the operation of the analog multiplier/divider.

### 3.2 Small Signal Analysis

Small signal and noise analysis were also performed on the analog adder in order to determine the performance of the multiplier/divider. The small signal equivalent of the analog adder is shown in Fig. 3.1.


Fig. 3.1. Small signal equivalent of adder circuit.

Here, $r_{2}$ is the reciprocal of the total conductance at node $b, c_{1}$ and $c_{2}$ represent the total parasitic capacitance seen at nodes $a$ and $b$, respectively. The output $v_{o}$ of this subcircuit as a function of $v_{1}$ and $\nu_{2}$ is given by,

$$
\begin{equation*}
v_{o}=\frac{g_{m 2} r_{2}}{\left(1+s r_{2} c_{2}+g_{m 2} r_{2}\right)}\left[\frac{g_{m 1}}{\left(g_{m 1}+s c_{1}\right)} v_{1}+v_{2}\right] \tag{3.5}
\end{equation*}
$$

When determining this function, it was assumed that since all of the aspect ratios of the transistors were the same, and the drain current of each series connected transistor pair was the same, therefore their small signal parameters would also approximately be equal. The output $v_{o}$ thus has two poles and for the reason of stability, one must ensure they are adequately separated.

### 3.3 Noise Analysis

One of the main noise sources in a MOS transistor is thermal channel noise, and it is dependent on the transconductance of the transistor. It [43], a noise current source placed from source to drain models the thermal channel noise, and the drain noise current spectral density is expressed as,

$$
\begin{equation*}
\overline{I_{n}^{2}}=4 k_{B} T \gamma g_{m} \tag{3.6}
\end{equation*}
$$

where $k_{B}=1.38 \times 10^{-23} \mathrm{~J} / \mathrm{K}$ is the Boltzmann constant, $T$ is temperature, the coefficient $\gamma$ is $2 / 3$ for long-channel transistors, but it will become larger for short-channel transistors [44].

Another main source of noise is flicker noise, also called $1 / f$ noise. Unlike thermal noise, the average power of flicker noise cannot be predicted easily. A noise voltage source that is series connected to the gate models the flicker noise, and the gate noise voltage spectral density is roughly expressed as [35],

$$
\begin{equation*}
\overline{V_{n}^{2}}=\frac{K}{C_{o x} W L} \cdot \frac{1}{f} \tag{3.7}
\end{equation*}
$$

where $K$ is a process-dependent constant, and $f$ is operating frequency. Since flicker noise voltage is inversely proportional to the transistor area, $W L$, then it is possible to decrease flicker noise by increasing the transistor area.

In our simple noise analysis we just consider the transistor channel thermal noise. The noise equivalent circuit of the adder is shown in Fig. 3.2.


Figure 3.2. Noise equivalent of the adder circuit.

From Fig. 3.2, it can also be shown that the output noise voltage can be expressed as,

$$
\begin{equation*}
\bar{V}_{o n}^{2}=8 k_{B} T \gamma \frac{r_{2}^{2}}{\left(1+\omega^{2} c_{2}^{2} r_{2}^{2}\right)}\left[g_{m 2}+\frac{g_{m 1} g_{m 2}{ }^{2}}{\left(g_{m 1}^{2}+\omega^{2} c_{1}^{2}\right)}\right] \tag{3.8}
\end{equation*}
$$

where the symbols have their usual meaning. The implication of this equation is that we can decrease the noise voltage by decreasing $g_{m 2}$.

### 3.4 High Frequency Characteristics of The Analog Divider

From AC sweep results, the $3-\mathrm{dB}$ bandwidth of the analog multiplier is close to 200 MHz . For the op-amp, since we know that the DC gain was 107 dB , and the op-amp's GBP was 42 MHz , the estimation value of the $3-\mathrm{dB}$ bandwidth is close to 188 Hz . We can also get the op-amp's 3-dB bandwidth from its AC magnitude response as 207 Hz , which is close to the estimation value. We note that the $3-\mathrm{dB}$ bandwidth of the analog
multiplier is much larger than that of the op-amp. Therefore the bandwidth of the analog divider is mainly limited by the op-amp's bandwidth, and we can simplify the high frequency analysis of the analog divider by neglecting the frequency dependence of the analog multiplier.

If the op-amp's open loop gain is characterized by $A(s)=G B P /\left(s+\omega_{a}\right) \cong G B P / s$, where the assumption $\omega_{o} \gg \omega_{a}$ (where $\omega_{a}$ is the opamp dominant pole) is made to allow simplification, we arrive at the following equations:

$$
\begin{gather*}
W=\frac{G B P}{s} \times \frac{r_{o}}{\left(1+s r_{o} c_{o}\right)} \times\left(I_{2 T}-I_{1 T}\right)  \tag{3.9}\\
I_{2 T}=2 K_{n}\left(K_{2}-K_{1}\right) \times\left(X_{2}-X_{1}\right)  \tag{3.10}\\
I_{1 T}=2 K_{n}\left(Z_{2}-Z_{1}\right) \times\left(W-Y_{1}\right) \tag{3.11}
\end{gather*}
$$

where $r_{0}$ is the reciprocal of the total conductance at node $d$ and $e$, and $c_{0}$ is the total parasitic capacitance at nodes $d$ and $e$. Since the circuit is designed to be symmetrical, the value of $r_{0}$ and $c_{0}$ are the same at nodes $d$ and $e$. Currents $I_{I T}$ and $I_{2 T}$ are the total currents flowing out of nodes $d$ and $e$, respectively (see Fig. 2.4).

From DC biasing currents of all transistors connected to node $d$ and $e$, if we choose $\lambda \cong 0.1 \mathrm{~V}^{-1}$, we can calculate $r_{0}$ to be $1.82 \mathrm{k} \Omega$. The circuit test value is $1.89 \mathrm{k} \Omega$ at low frequencies (lower than 21 MHz ), and if the frequency goes higher, the test value of $r_{0}$ will be smaller.

In TSMC's 3.3V, CMOSP18 technology, $C_{o x}=\varepsilon_{o x} / t_{o x} \approx=5.15 \times 10^{-3} \mathrm{pF} / \mu \mathrm{m}^{2}$. Considering all transistors connected to node $d$ or $e, c_{0}$ lies in the range of 1 pF . If the operating frequency is lower than 21 MHz , the total impedance is close to $r_{0}$ at node $d$ or $e$.

Therefore equation (3.9) can be simplified to,

$$
\begin{equation*}
W=\frac{G B P}{s} \times r_{o} \times\left(I_{2 T}-I_{1 T}\right) \tag{3.12}
\end{equation*}
$$

Solving these equations, the transfer function of Fig. 2.4 can be written as:

$$
\begin{equation*}
W=\frac{\frac{\left(K_{2}-K_{1}\right)\left(X_{2}-X_{1}\right)}{\left(Z_{2}-Z_{1}\right)}+Y_{1}}{1+\frac{s}{2 K_{n} \cdot\left(Z_{2}-Z_{1}\right) \cdot G B P \cdot r_{o}}} \tag{3.13}
\end{equation*}
$$

We can observe that there is a difference between equations (3.13) and (1.19) when frequency is taken into account. Here if $\left|s /\left(2 K_{n} \cdot\left(Z_{2}-Z_{1}\right) \cdot G B P \cdot r_{o}\right)\right| \ll 1$, equation (3.13) becomes (1.19).

Here we can define the 3 dB frequency of the analog divider under the condition of $\left|s /\left(2 K_{n} \cdot\left(Z_{2}-Z_{1}\right) \cdot G B P \cdot r_{o}\right)\right|=1$. First we substitute $r_{0}$ by $1.89 \mathrm{k} \Omega,\left(Z_{2}-Z_{1}\right)$ by $0.1 \mathrm{~V}, \mu C_{o x}$ by $140 \mu \mathrm{~A} / \mathrm{V}^{2}$, and GBP by 42 MHz , then the 3 dB frequency is close to 11 MHz . If instead, we substitute $\left(Z_{2}-Z_{1}\right)$ by 0.05 V while keeping other parameters unchanged, the 3 dB frequency is close to 5.6 MHz . We can also note that the 3 dB bandwidth of the analog divider is proportional to the magnitude of input signal $\left(Z_{2}-Z_{1}\right)$. These predictions roughly matched with simulation results, as we will see in section 5.1.2.

## CHAPTER 4

## SECOND ORDER EFFECTS

### 4.1 Basic Idea of Second Order Effects

The Shichman-Hodges model [34] shows an approximate square-law relationship between drain currents and overdrive voltages of MOSFETs, and it is only accurate for long-channel transistors with feature size larger than $4 \mu \mathrm{~m}$ [35]. Since we use $0.18 \mu \mathrm{~m}$ feature size technology in designing the analog multiplier/divider, the simple square-law model should be adjusted to incorporate higher order effects in order to get enough accuracy in simulation results.

Here we provide a basic understanding of short-channel effects and their effects on our analog multiplier/divider. The basic operation of the multiplier has been described by neglecting second-order effects such as threshold voltage variation, bulk effect, channel-length modulation, mobility degradation, and component mismatch. The operation of this type of multiplier depends directly on the inherent square-law of the MOS transistor so that the mobility degradation due to large gate input voltages and component mismatches are the significant error sources. In the subsection that follows, we briefly discuss each source of error and possible solutions.

### 4.2 Threshold Voltage Variation

The threshold voltage varies with different process technology, and it cannot be scaled down accordingly with the development of the CMOS technology [9].

As we mentioned in equation (1.16), one requirement of the realization of multiplication is perfectly matched threshold voltage, $V_{t n}$. Also, one requirement of the analog adder is perfectly matched threshold voltage, $V_{t p}$. But in TSMC's CMOSP18 3.3V process technology, $V_{t n}$ varies from 0.62 to 0.82 V , and $V_{t p}$ varies from -0.78 to -0.58 V . Therefore the operation of the analog multiplier/divider is affected by these threshold voltage variations.

Here we note that the effect of threshold voltage variation emerges as a kind of effect on parameter mismatch. Since threshold voltage mismatch is inversely proportional to the transistor size, which means, bigger devices have better matching performance, so we can choose larger devices in the design of the analog multiplier/divider.

### 4.3 Bulk Effects

Theoretically, $V_{t}$ increases when the source-bulk potential difference increases. This is the bulk effect.

When considering the bulk effects, $V_{t}$ is given by equation (2.3) and repeated here for convenience as,

$$
\begin{equation*}
V_{t}=V_{t 0}+\gamma\left(\sqrt{V_{S B}+0.6}-\sqrt{0.6}\right) \tag{4.1}
\end{equation*}
$$

where $V_{S B}$ is the source-bulk potential difference. The value of $\gamma$ typically lies in the range of 0.3 to $0.4 \mathrm{~V}^{1 / 2}$ [35]. In the simple small signal model it can be modeled by a $\operatorname{CCCS}\left(g_{m b}\right)$ in parallel with $g_{m}$.

To understand this effect we concentrate on Fig. 2.2, where we momentarily assume that transistors M2 and M4 are affected by bulk effects. A general expression for the output of this adder circuit that includes the body effect in terms of $g_{m b}$ is then given by:

$$
\begin{equation*}
v_{o}=\frac{1}{\left(1+g_{m b 2} / g_{m 2}\right)}\left(\frac{v_{1}}{\left(1+g_{m b 1} / g_{m 1}\right)}+v_{2}\right) \tag{4.2}
\end{equation*}
$$

An alternative way of thinking about bulk effects is in terms of threshold voltages since $V_{S B}$ is directly related to $V_{t}$. In that case, if the PMOS transistors are matched in terms of their transconductance parameters, it is straightforward to show that $\Delta V_{o}$, the error in $V_{o}$, is given by:

$$
\begin{equation*}
\Delta V_{o}=\left|V_{t p, 2}\right|+\left|V_{t p, 3}\right|-\left|V_{t p, 1}\right|-\left|V_{t p, 4}\right| \tag{4.3}
\end{equation*}
$$

In our design, using a N -well process where the bulk can be connected to source will reduce bulk effects as $g_{m b}$ in (4.2) goes to zero.

### 4.4 Channel-Length Modulation

The channel-length modulation effect can be simply explained as effective channel length decreases when $V_{D S}$ increases. This means that the drain current varies with $V_{D S}$ and deviates from the simple square-law model, thus generates a nonideal current source in saturation.

In equations (2.1) and (2.2), $\lambda$ is the channel-length modulation coefficient, it becomes smaller for longer channel transistors. In order to minimize the effect of channel-length modulation, transistors with large channel lengths of $1 \mu \mathrm{~m}$ to $2 \mu \mathrm{~m}$ are used in our design, but this reduces the operation bandwidth significantly.

### 4.5 Mobility Degradation

Mobility degradation as low carrier mobility occurs when large gate-source voltages are used. This effect becomes more significant for short-channel transistors. An empirical equation can be used to model this effect [45],

$$
\begin{equation*}
\mu=\frac{\mu_{o}}{1+\theta\left(V_{G S}-V_{t}\right)} \tag{4.4}
\end{equation*}
$$

where $\mu_{o}$ is the zero field mobility, $\theta=1 /\left(t_{O X} E_{C R}\right)$ with $t_{O X}$ is the oxide thickness, and $E_{C R}$ is the critical field. The mobility parameter $\theta$ is process dependent and may have values ranging from 0.01 to $0.25 \mathrm{~V}^{-1}$. This means a deviation from the nominal value of $\mu$ ranging from $1 \%$ to $20 \%$ for a $1 V$ change in $\left(V_{G S}-V_{t}\right)$ [45].

Using Taylor series expansion, (4.4) can be rewritten as,

$$
\begin{equation*}
\mu=\mu_{o}\left\{1-\theta\left(V_{G S}-V_{t}\right)+\theta^{2}\left(V_{G S}-V_{t}\right)^{2}-\theta^{3}\left(V_{G S}-V_{t}\right)^{3}+\cdots\right\} \tag{4.5}
\end{equation*}
$$

Assuming that $\theta\left(V_{G S}-V_{t}\right) \ll 1$, (4.5) can be rewritten as:

$$
\begin{equation*}
\mu \approx \mu_{o}\left\{1-\theta\left(V_{G S}-V_{t}\right)\right\} \tag{4.6}
\end{equation*}
$$

So the drain current equation including the mobility degradation can be modeled as,

$$
\begin{equation*}
I_{D S} \approx \frac{1}{2} \mu_{o} C_{o x}\left(\frac{W}{L}\right)\left(V_{G S}-V_{t}\right)^{2}\left[1-\theta\left(V_{G S}-V_{t}\right)\right] \tag{4.7}
\end{equation*}
$$

That is,

$$
\begin{equation*}
I_{D S} \approx \frac{1}{2} \mu_{o} C_{o x}\left(\frac{W}{L}\right)\left[\left(V_{G S}-V_{t}\right)^{2}-\theta\left(V_{G S}-V_{t}\right)^{3}\right] \tag{4.8}
\end{equation*}
$$

From equation (4.8), we note that the drain current is decreased for the reason of mobility degradation, and the square-law behavior of the drain current is significantly affected by mobility degradation. Moreover, for the harmonic analysis, both even harmonics and odd harmonics will be generated in drain current according to equation (4.8).

However, substituting (4.8) into the analog multiplier realization equation (1.16), it can be shown that,

$$
\begin{align*}
& K_{n}\left\{\left[(X+x)+(Y+y)-V_{t}\right]^{2}-\theta\left[(X+x)+(Y+y)-V_{t}\right]^{3}\right\}+ \\
& K_{n}\left\{\left[(X-x)+(Y-y)-V_{t}\right]^{2}-\theta\left[(X-x)+(Y-y)-V_{t}\right]^{3}\right\}- \\
& K_{n}\left\{\left[(X-x)+(Y+y)-V_{t}\right]^{2}-\theta\left[(X-x)+(Y+y)-V_{t}\right]^{3}\right\}- \\
& K_{n}\left\{\left[(X+x)+(Y-y)-V_{t}\right]^{2}-\theta\left[(X+x)+(Y-y)-V_{t}\right]^{3}\right\}=8 K_{n} x y\left[1-3 \theta\left(X+Y-V_{t}\right)\right] \tag{4.9}
\end{align*}
$$

From the above equation, it is obvious that the output current of each multiplier is modified to the form of $8 K_{n} y z\left[1-3 \theta\left(Y+Z-V_{t}\right)\right]$ with perfect matching, so both even harmonics and odd harmonics are cancelled at the output current of each multiplier. This is an advantage of our analog multiplier.

### 4.6 Mismatch Effects

Mismatch effects in these circuits show up as a mismatch between the aspect ratios of the PMOS transistors (M1-M4) in the adder circuit of Fig. 2.2, and a mismatch between the aspect ratios of the NMOS transistors (M13-M16) in the multiplier circuit of Fig. 2.3 (a).

First, we consider the mismatch effect in the adder circuit. As shown in Fig. 2.2, assuming that the series connected transistor pair is mismatched uniformly, that is, the transconductance parameters of M 1 and M 3 are the same, $K_{p}+\Delta K_{p} / 2$, and the
transconductance parameters of M 2 and M 4 are the same, $K_{p}-\Delta K_{p} / 2$. Then we can write the following equations,

$$
\begin{align*}
& \left(K_{p}+\frac{\Delta K_{p}}{2}\right)\left(V_{d d}-V_{1}-\left|V_{t p}\right|\right)^{2}=\left(K_{p}-\frac{\Delta K_{p}}{2}\right)\left(V_{a}-\left|V_{t p}\right|\right)^{2}  \tag{4.10}\\
& \left(K_{p}+\frac{\Delta K_{p}}{2}\right)\left(V_{d d}-V_{a}-\left|V_{t p}\right|\right)^{2}=\left(K_{p}-\frac{\Delta K_{p}}{2}\right)\left(V_{o}-V_{2}-\left|V_{t p}\right|\right)^{2} \tag{4.11}
\end{align*}
$$

Because usually $\Delta K_{p} / K_{p}$ is very small (less than $5 \%$ ), and $\left|V_{t p}\right|$ is around 0.68 V , then we can simplify the above equations to the following,

$$
\begin{gather*}
\left(K_{p}+\frac{\Delta K_{p}}{2}\right)\left(V_{d d}-V_{1}\right)^{2}=\left(K_{p}-\frac{\Delta K_{p}}{2}\right) Y_{a}^{2}  \tag{4.12}\\
\left(K_{p}+\frac{\Delta K_{p}}{2}\right)\left(V_{d d}-V_{a}\right)^{2}=\left(K_{p}-\frac{\Delta K_{p}}{2}\right)\left(V_{o}-V_{2}\right)^{2}  \tag{4.13}\\
\text { If we set } \alpha=\sqrt{\left(K_{p}-\frac{\Delta K_{p}}{2}\right) /\left(K_{p}+\frac{\Delta K_{p}}{2}\right)}=\sqrt{\left(1-\frac{\Delta K_{p}}{2 K_{p}}\right) /\left(1+\frac{\Delta K_{p}}{2 K_{p}}\right)} \text {, then }
\end{gather*}
$$

the output $V_{o}$ of the adder can be rewritten as,

$$
\begin{equation*}
V_{o}=\frac{V_{d d}}{\alpha}-\frac{V_{d d}}{\alpha^{2}}+\frac{V_{1}}{\alpha^{2}}+V_{2} \tag{4.14}
\end{equation*}
$$

The conclusion drawn from equation (4.14) is that output $V_{o}$ of the adder is distorted somewhat when considering the mismatch effect in the adder circuit. If we do not consider the mismatch effect between the aspect ratios of the NMOS transistors (M13-M16) in the multiplier circuit of Fig. 2.3 (a) now, applying the conclusion of equation (4.14) into equation (1.16), the output current of the multiplier becomes
$8 K_{n} y z / \alpha^{2}$. So the error appears, to a first-order approximation, as a scaling factor in the output current.

If we consider the mismatch effect between the aspect ratios of the NMOS transistors (M13-M16) in the multiplier circuit, the situation becomes more complicated. Except for the desired output item of $8 K_{n} y z / \alpha^{2}$, there are many undesired items that also include signal components $y$ or $z$. However, these errors can be significantly reduced in most cases by using symmetrical layout methods.

## CHAPTER 5

## SIMULATION AND EXPERIMENTAL RESULTS

### 5.1 Simulation Results

To verify the theoretical analyses, the design was built and simulated in a $0.18 \mu \mathrm{~m} \mathrm{~N}$-well CMOS process with Spectre using a level 28 model. The supply voltage was set at 3.3 V , and $\mathrm{V}_{\text {ref }}$ at 1.75 V . Fig. 2.3 was set up as multiplier, with aspect ratios of transistors M1M12 set at $100 \mu \mathrm{~m} / 1 \mu \mathrm{~m}$. The transistors used to generate the currents (e.g. M13-16 in Fig. 2.3) had aspect ratios of $20 \mu \mathrm{~m} / 2 \mu \mathrm{~m}$. The common mode inputs used were $Y=X=1.4 \mathrm{~V}$, $Z=K=\dot{0} .3 \mathrm{~V} . \mathrm{DC}, \mathrm{AC}$ and transient analyses were performed on the multiplier/divider to verify its operation.

### 5.1.1 DC Sweep

Usually a DC sweep is made by changing the value of a source. Under the condition of $K_{2}-K_{1}=0.1 \mathrm{~V}, X_{2}-X_{1}=0.1 \mathrm{~V}, Z_{2}-Z_{1}=0.2 \mathrm{~V}$, a DC sweep over $Y_{1}$ for the $W=V_{\text {out }}$ was performed, and the simulation result is shown in Fig. 5.1. Theoretically, the slope of output signal $W$ equals to that of signal $Y_{1}$ with a 50 mV DC offset.

From this simulation result, we note that the slope of output signal $W$ is very close to that of signal $Y_{1}$, and DC offset is close to 50 mV within the simulated range.


Figure 5.1. Simulation result of DC sweep over $Y_{1}$ for $W$.

### 5.1.2 AC Sweeps

Under the condition of $K_{2}-K_{1}=0.1 \mathrm{~V}, Z_{2}-Z_{1}=0.1 \mathrm{~V}, X_{2}-X_{1}=0.1 \sin (2 \pi f \mathrm{f}) \mathrm{V}$, the AC response of the multiplier/divider was also examined to determine its high frequency performance. The simulation result is shown in Fig. 5.2. The 3dB bandwidth is located between 1.24 MHz and 20 MHz . It shows that $W$ begins to change from 1.24 MHz , and it is not a simple one-pole response perhaps due to the pole created by parasitic capacitor $c_{o}$ cannot be ignored at higher frequencies. It also indicates that the "ideal" bandwidth of the analog divider is close to 1.24 MHz , and this value matches with the "ideal" bandwidth of 1.1 MHz as we predicted in section 3.4.


Figure 5.2. Simulation result of AC sweep over $X_{2}-X_{1}$ for $Z_{2}-Z_{1}=0.1 \mathrm{~V}$.

As we stated earlier in section 3.4, the bandwidth of the analog divider is proportional to the magnitude of input signal $\left(Z_{2}-Z_{1}\right)$. The AC response was also examined to verify it under the condition of $Z_{2}-Z_{1}=0.05 \mathrm{~V}$, with other input parameters the same as in previous test. The simulation result is shown in Fig. 5.3. The 3 dB bandwidth is located between 0.5 MHz and 9.4 MHz . It shows that $W$ begins to change from 0.5 MHz , which indicates that the "ideal" bandwidth of the analog divider decreases to 0.5 MHz , and this value matches with the "ideal" bandwidth of 0.56 MHz as we predicted in section 3.4.


Figure 5.3. Simulation result of AC sweep over $X_{2}-X_{1}$ for $Z_{2}-Z_{1}=0.05 \mathrm{~V}$.

### 5.1.3 Transient Analysis

For a transient analysis simulation, two sine waves were used as the inputs in order to verify operation. Under the condition of $K_{2}-K_{1}=0.1 \sin (2 \pi 1000 \mathrm{t}) \mathrm{V}, \quad X_{2}-$ $X_{1}=0.1 \sin (2 \pi 30000 \mathrm{t}) \mathrm{V}, Z_{2}-Z_{1}=0.1 \mathrm{~V}$, Fig. 5.4 shows the output waveform of the multiplier/divider acting as a modulator, using two sinusoidal modulating waveforms. Fig. 5.5 shows FFT results of the multiplication output waveform $W$. We can find some
distortion products exist except the two desired output components with frequency of 29 kHz and 31 kHz , respectively. These distortion products perhaps come from threshold voltage mismatching, non-linearity in the CMFB loop introduced by using MOSFETs to sense the CM voltage, mobility degradation due to overdrive voltage, and so on.


Figure 5.4. Simulated output waveform for multiplication.


Figure 5.5. FFT results of the multiplication output waveform $W$.

Fig. 5.6 shows the simulated transient response of the circuit when functioning as a divider. In this case, the output voltage $W=V_{\text {out }}$ was an inverting function of a triangular
wave signal. The simulation conditions were $K_{2}-K_{1}=0.1 \mathrm{~V}, X_{2}-X_{1}=0.1 \mathrm{~V}$. Here $Z_{2}-Z_{1}$ was the triangular waveform with $\mathrm{T}=10 \mu \mathrm{~s}$, maximum magnitude 0.2 V , minimum magnitude 0.05V. Compared with Matlab simulation results as shown in Fig. 5.7, the simulated values achieved $2 \%$ accuracy.


Figure 5.6. Simulated transient response for the divider function.


Figure 5.7. Matlab simulation results of the division operation.

The total harmonic distortion (THD) of the circuit was also checked, from the simulated results, this value was less than $2 \%$ under the condition of $K_{2}-K_{1}=0.1 \mathrm{~V}, Z_{2}$ $Z_{1}=0.1 \mathrm{~V}, X_{2}-X_{1}=0.1 \sin \left(2 \pi \times 10^{6} \mathrm{t}\right) \mathrm{V}$.

### 5.2 Experimental Results

A multiplier/divider based on this approach was fabricated via The Canadian Microelectronics Corporation (CMC) in a 40 pin-DIP package using TSMC CMOS 3.3V, $0.18 \mu \mathrm{~m}$ process. The overall chip size (bonding pad inclusive) is $1200 \mu \mathrm{~m} \times 500 \mu \mathrm{~m}$ equivalent to an area of $0.6 \mathrm{~mm}^{2}$. Sixteen circuit nodes (I/O and power supplies) were bonded for testing purposes. The chip layout is shown in Fig. 5.8.


Figure 5.8. The layout of the new multiplier/divider.

### 5.2.1 Differential Signal Generator

In order to test the designed chip, we need to generate the appropriate input differential signals.

One circuit to generate differential signals is shown in Fig. 5.9. In this figure, $V_{D C}$ represents DC common mode voltage, and $V_{A C}$ represents AC small signal.


Figure 5.9. Differential signal generator.

Based on the op-amp's characteristic and superposition theory, straightforward analysis shows that,

$$
\begin{gather*}
V_{o 2}=\left(\frac{1 k \Omega}{R k \Omega}-1\right) V_{D C}+V_{A C}  \tag{5.1}\\
V_{o 1}=V_{D C}-V_{A C} \tag{5.2}
\end{gather*}
$$

We consider two cases as follows.
First, if we choose $R=0.5 \mathrm{k} \Omega$, then equation (5.1) becomes,

$$
\begin{equation*}
V_{o 2}=V_{D C}+V_{A C} \tag{5.3}
\end{equation*}
$$

So in this way we can generate two differential signals, and $V_{o 2}-V_{o 1}=2 V_{A C}$.

Second, if we set $V_{A C}=0$, and adjust the resistance of potentiometer $R$ at the same time, $V_{o 2}-V_{o 1}$ becomes $(1 k \Omega / \mathrm{R} k \Omega-2) V_{D C}$, in this way we can generate a DC offset voltage.

### 5.2.2 Chip Test Bench

The chip test bench is as shown in Fig. 5.10. Here ICFCYDIV is the designed analog multiplier/divider chip, $X_{A C}, K_{A C}$ and $Z_{A C}$ represent AC small signals, $X_{1,2}, K_{l, 2}$ and $Z_{l, 2}$ represent three differential input signals, and $W$ represents the output signal.


Figure 5.10. The chip test bench.

Three high-speed, wide bandwidth op-amp chips (LT1364CN8) were used for three differential signal generators. Two decoupling capacitors of $0.1 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F}$ were connected between each power rail and ground.

The printed circuit board ( PCB ) used for testing ICFCYDIV is shown in Fig. 5.11.


Figure 5.11. The designed PCB for testing ICFCYDIV.

### 5.2.3 Experimental Data Analysis

In order to analyze which subcircuit in the chip might be a problem in the case of chip cannot work properly, we bonded six internal nodes for this purpose. Please refer to Fig. 2.4, they include nodes $V_{c m}, V_{c t r l}, V_{\mathrm{d}}$ and $V_{\mathrm{e}}$.

First we conducted a transient test. Two sine waves were used as the inputs in order to verify the chip's operation. Under the condition of $K_{2}-K_{1}=0.1 \sin (2 \pi 1000 \mathrm{t}) \mathrm{V}, X_{2}-$ $X_{1}=0.1 \sin (2 \pi 30000 \mathrm{t}) \mathrm{V}, Z_{2}-Z_{1}=0.1 \mathrm{~V}$, Fig. 5.12 (a) shows the measured waveform of output node $W$, and Fig. 5.12 (b) shows the measured waveform of internal node $V_{c m}$.


Figure 5.12 (a). The measured waveform of output node $W$.


Figure 5.12 (b). The measured waveform of internal node $V_{c m}$.

The DC level of $W$ is around to 3.2 V , which is close to the chip voltage supply 3.3V. Fig. 5.12 (a) also showed that the output $W$ was oscillating, and the CMFB circuit could not hold node voltages of $V_{c m}, V_{\mathrm{d}}$ and $V_{\mathrm{e}}$ at common mode reference voltage $V_{r e f}$. Even as we set AC input signals to zero, the output $W$ still kept oscillating.

From the above observation, we can draw the conclusion that there was a design error in the CMFB circuit that causes the problem of oscillation. In order to verify this conclusion (refer to Fig. 2.4), we series connected a very small pulse voltage source, of 10 mV , to the reference voltage $V_{r e f}$ in the CMFB circuit, and did a stability test. The simulated waveforms of output $W$ and internal node $V_{\mathrm{cm}}$ under stability test is shown in Fig. 5.13.


Figure 5.13. The simulated waveforms of $W$ and internal node $V_{\mathrm{cm}}$ under stability test (old CMFB circuit).

From the above simulation results, we found that the values of $W$ and $V_{\mathrm{cm}}$ were correct at the very beginning, and they began to oscillate after several nanoseconds. Eventually output $W$ will go up to the upper limit of the chip voltage supply, which is 3.3V. These simulation results match the experimental results.

### 5.2.4 The Correction to CMFB Circuit

We can further explore why the original CMFB circuit did not work by examining its loop gain plot. Fig. 5.14 shows the circuit used to test loop gain response of the original CMFB circuit.


Figure 5.14. The circuit used to test loop gain response of the original CMFB circuit.

We can break the feedback loop at node $V_{c m}$, and insert a very large inductor of 1 GH in series with the terminals of the break. For DC , the inductor behaves as a short circuit, and the DC bias conditions of the transistors would not change. For AC signals, the large inductor presents a large impedance in series with the loop, which opens it. Here we apply a 1 VAC voltage signal $V_{a c}$ to the non-inverting terminal of the op-amp within the CMFB circuit through a DC blocking capacitor of 1 GF , and the DC blocking capacitor is necessary to prevent the input voltage source from disturbing the DC bias conditions.

The loop gain response of the original CMFB circuit is shown in Fig. 5.15.


Figure 5.15. The loop gain response of the original CMFB circuit.
We find that at a frequency close to 21 MHz , the total phase shift of a signal proceeds from the input terminal, through the op-amp and feedback network, and back again to the input, is zero. At this frequency, the magnitude of the loop gain is close to 38.6 dB . We can conclude that the original CMFB circuit was unstable according to the Barkhausen criterion.

Now that we have identified the problem in the chip, we can correct the CMFB circuit design to ensure it is stable. Under this consideration, we adjust the op-amp design to a single stage differential amplifier without using any compensating capacitors in the op-amp, in other words, we just keep the first stage of our designed op-amp in section 2.5. This would significantly decrease phase shift at very high frequencies and benefit the stability in the common-mode loop. Also, a "crossover network" formed by $\mathrm{R}_{c}$ and $\mathrm{C}_{c}$ is used to effectively remove the amplifier from the feedback loop at high frequencies [42]. With this scheme, we can maintain loop stability. The correction to CMFB circuit is shown in Fig. 5.16.


Figure 5.16. The corrected CMFB circuit.

The simulated AC magnitude and phase response of the single stage op-amp is shown in Fig. 5.17.


Figure 5.17. The simulated AC magnitude and phase response of the single stage op-amp.

We note that the DC gain was 53 dB , dominant pole frequency was 5 MHz , and the op-amp's gain bandwidth product (GBP) was 1.14 GHz . Here the point at which the open-loop gain is unity ( 0 dB ) corresponds to a phase shift of $-108^{\circ}$, or a $72^{\circ}$ phase margin, so the designed op-amp is stable.

In order to decide the values of $\mathrm{R}_{c}$ and $\mathrm{C}_{c}$ to ensure stability of the common-mode loop (see Fig. 5.16), if the op-amp's open loop gain is $A(s)$, we can break the CMFB loop and write the following equations:

$$
\begin{align*}
& V_{r e f}=0  \tag{5.4}\\
& V_{o}=A(s) \times\left(V_{c m}-V_{r e f}\right)  \tag{5.5}\\
& \left(V_{c m}-V_{c t r l}\right) \cdot s C_{c}+\frac{\left(V_{o}-V_{c t r l}\right)}{R_{c}}=0 \tag{5.6}
\end{align*}
$$

Solving for $V_{c t r l} / V_{c m}$, yields the equation (5.7) as follows:

$$
\begin{equation*}
\frac{V_{c t r l}}{V_{c m}}=\frac{A(s)+s R_{c} C_{c}}{1+s R_{c} C_{c}} \tag{5.7}
\end{equation*}
$$

If the op-amp's open loop gain is characterized by $A(s) \cong G B P / s=A_{0} \omega_{a} / s$, where $\omega_{a}$ is the op-amp dominant pole, and $A_{0}$ is the op-amp DC gain, then we arrive at one pole at the origin, and another pole at $-1 / \mathrm{R}_{c} \mathrm{C}_{c}$ from equation (5.7). This means that the transfer function of the common-mode loop is unstable. It implies that the designed op-amp dominant pole frequency cannot be small.

However, if the op-amp's open loop gain is characterized by $A(s)=G B P /\left(s+\omega_{a}\right)=A_{0} \omega_{a} /\left(s+\omega_{a}\right)$, then equation (5.7) becomes,

$$
\begin{equation*}
\frac{V_{c t r l}}{V_{c m}}=\frac{A_{0} \omega_{a}+s R_{c} C_{c}\left(s+\omega_{a}\right)}{\left(1+s R_{c} C_{c}\right)\left(s+\omega_{a}\right)} \tag{5.8}
\end{equation*}
$$

From equation (5.8), we note that it is a two-pole system, and we can choose $1 / \mathrm{R}_{c} \mathrm{C}_{c} \ll \omega_{a}$ to let the CMFB circuit stable. As we mentioned above, the op-amp's dominant pole frequency was 5 MHz , so we chose $\mathrm{R}_{c}=5 \mathrm{k} \Omega$ and $\mathrm{C}_{c}=100 \mathrm{pF}$ (off-chip capacitor) to meet the requirement.

In order to verify this conclusion, refer to Fig. 5.16, we conducted the stability test again. The simulated waveforms of output $W$ and internal node $V_{\mathrm{cm}}$ under the stability test is shown in Fig. 5.18. We note that these signals become stable now.


Figure 5.18. The simulated waveforms of $W$ and internal node $V_{\text {cm }}$ under stability test (using the new CMFB circuit).

Similarly, we can test loop gain response of the corrected CMFB circuit. The loop gain response of the corrected CMFB circuit is shown in Fig. 5.19.


Figure 5.19. The loop gain response of the corrected CMFB circuit.

We find that the total phase shift of a signal proceeding from the input terminal, through the op-amp and feedback network, and back again to the input, never crosses zero. We can conclude that the corrected CMFB circuit is stable according to the Barkhausen criterion.

DC, AC and transient analyses were performed again on the corrected multiplier/divider to verify its operation. The simulation results were exactly the same as in section 5.1.

## CHAPTER 6

## CONCLUSION AND FUTURE WORK

### 6.1 Summary

Presented in this thesis, is a novel four-quadrant CMOS analog multiplier/divider. Circuit principle and description, analysis, and a discussion of second order effects from an analog perspective, as well as simulation and experimental results were presented in the preceding chapters.

A novel four-quadrant CMOS analog multiplier/divider circuit based on the square-law model of the MOS transistor has been proposed. The proposed multiplier applies a new adder circuit suited for CMOS N-well process, and uses differential inputs to reduce common-mode signals and noise. The proposed divider uses two newlyproposed analog multipliers, a divider feedback path and a common-mode feedback (CMFB) circuit, which are easy to design and analyze, to realize the following transfer function: $W=\left(K_{2}-K_{1}\right) *\left(X_{2}-X_{1}\right) /\left(Z_{2}-Z_{1}\right)+Y_{1}$, where $W$ is the output, $K_{1,2} ; X_{1,2}$ and $Z_{1,2}$ are differential inputs and $Y_{1}$ is a DC bias voltage. Spectre( S ) simulation results from a chip design using a $3.3 \mathrm{~V}, 0.18 \mu \mathrm{~m}$ CMOS process show that the 3 dB bandwidth of the analog divider is proportional to the magnitude of input signal $\left(Z_{2}-Z_{1}\right)$, and a 3 dB bandwidth of 11 MHz is achievable.

Experimental results from chips show that there was a design error within the CMFB circuit that caused the output signal to oscillate. The reason has been identified
and a corresponding correction to the chip design has been analyzed and verified in simulation.

### 6.2 Contribution

The main work in this thesis was written in a paper entitled "A Novel Four-Quadrant CMOS Analog Multiplier/Divider", which was accepted by IEEE International Symposium on Circuits and Systems (ISCAS) 2004. Some of the contributions of this work include:

- Development a new adder circuit suited for N -well process.
- Development a fully differential analog multiplier.
- Development a new voltage-mode analog divider architecture.
- . Detailed analysis of R-C network design to eliminate oscillation within a common-mode loop.


### 6.3 Future Work

This thesis represents new research work on the development and implementation of a CMOS analog multiplier/divider.

The proposed analog multiplier/divider in this thesis was based on a 3.3 V singleended, voltage-mode circuit implementation, just to serve as a proof of concept. It is of further interest to develop, design and fabricate a fully differential circuit implementation. Application of two power supply rails will let the analog multiplier become fully four-quadrant.

Also, foreseeable future work would be to correct the CMFB circuit in the chip, and further experimental tests on the chips can be implemented.

Finally, an improved op-amp design within the divider feedback loop to realize the analog divider will improve the performance of the analog multiplier/divider.

## REFERENCES

[1] G. Han and E. Sanchez-Sinencio, "CMOS Transconductance Multipliers: A Tutorial," IEEE Transactions on Circuits and Systems-II, vol. 45, pp. 1550-1563, December 1998.
[2] C. Mead and M. Ismail, "Analog VLSI implementation of Neural systems", Kluver Academic Publishers, Norwell, 1989.
[3] B. Gilbert, "A Precise Four-Quadrant Multiplier with Subnanosecond Response," IEEE J. Solid-State Circuits, Vol. SC-3, pp. 365-373, Dec. 1968.
[4] B. Gilbert, "Translinear Circuits: A Proposed Classification," Electronics Letters, Vol. 11, No. 1, pp. 14-16, 1975.
[5] B. Gilbert, C. Toumazou, F. J. Lidgey, and D. G. Haigh "Current-Mode Circuits from a Translinear Viewpoint: A Tutorial," Analogue IC Design: The Current-Mode Approach, London: Peter Peregrinus, pp. 11-91, 1990.
[6] B. Gilbert, "Translinear Circuits-25 Years On, Part I: The Foundations," Electronics Engineering, Vol. 65, No. 800, pp. 21-24, 1993.
[7] B. Gilbert, "Translinear Circuits: An Historical Review," Analog Integrated Circuits and Signal Processing, Vol. 9, No. 2, pp. 95-118, 1996.
[8] P. E. Allen, "Basic IC Processes," ECE4430-Analog Integrated Circuits and Systems: Lecture Notes, 2000.
[9] A. L. Coban, P. E. Allen and X. Shi, "Low-Voltage Analog IC Design in CMOS Technology," IEEE Transactions on Circuits and Systems-I, Vol. 42, No. 11, pp. 955958, Nov. 1995.
[10] B. Maundy and M. Maini, "A Comparison of Three Multipliers Based on the $\mathrm{Vgs}^{2}$ Technique for Low-Voltage Applications," IEEE Transactions on Circuits and Systems-I, Vol. 50, No. 7, pp. 937-940, July 2003.
[11] K. Bult and H. Wallinga, "A CMOS Four-Quadrant Analog Multiplier," IEEE J. Solid-State Circuits, Vol. 21, pp. 430-435, June 1986.
[12] J. Ramirez-Angulo, "Yet Another Low-Voltage Four Quadrant Analog CMOS Multiplier," IEEE Midwest Symposium on Circuits and Systems, pp. 405-408, 1996.
[13] J. S. Pena-Finol and C. J. A., "A MOS Four-Quadrant Analog Multiplier Using the Quarter-Square Technique," IEEE J. Solid-State Circuits, Vol. 22, pp. 1064-1073, Dec. 1987.
[14] H. J. Song and C.-K. Kim, "An MOS Four-Quadrant Analog Multiplier Using Simple Two-Input Squaring Circuits with Source Followers," IEEE J. Solid-State Circuits, Vol. 25, pp. 841-848, June 1990.
[15] B. Maundy and P. Aronhime, "Useful Multipliers for Low-Voltage Applications," IEEE International Symposium on Circuits and Systems, Vol. 1, pp. 737-740, May 2002.
[16] A. Ramirez-Angulo, S. C. Choi, and G. Gonzalez-Altamirano, "Low-voltage circuits building blocks using multiple-input floating gate transistors," IEEE Trans. Circuits Syst., vol. 42, pp. 971-974, Nov. 1995.
[17] R. R. Torrance, T. R. Viswanathan, and J. V. Hanson, "CMOS voltage to current transducers," IEEE Trans. Circuits Syst., vol. 32, pp. 1097-1104, Nov. 1985.
[18] J. F. Schoeman and T. H. Joubert, "Four quadrant analogue CMOS multiplier using capacitively coupled dual gate transistor," Electron. Lett., Vol. 32, pp. 405-408, Feb. 1996.
[19] Z. Hong and H. Melchior, "Four-quadrant CMOS analogue multiplier with resistors," Electron. Lett., Vol. 21, pp. 531-532, June 1985.
[20] E. Seevinck and R. J. Wiegerink, "Generalized Translinear Circuit Principle," IEEE J. Solid-State Circuits, vol. 26, No. 8, pp. 1098-1102, Aug. 1991.
[21] J. Mahattanakul and C. Toumazou, "Current-Mode Versus Voltage-Mode $G_{m}-C$ Biquad Filters: What the Theory Says," IEEE Transactions on Circuits and Systems-II, Vol. 45, No. 2, pp. 173-186, Feb. 1998.
[22] M. Taher Abuelma'atti, "Universal CMOS Current-Mode Analog Function Synthesizer," IEEE Transactions on Circuits and Systems-I, Vol. 49, No. 10, pp. 1468-1474, Oct. 2002.
[23] H. Schmid, 'Why The Terms 'Current Mode' and 'Voltage Mode' Neither Divide Nor Qualify Circuits," Proceedings of the ISCAS, vol. 2, pp. 29-32, Phoenix, Arizona, May 2002.
[24] D. H. Sheingold, Ed., "Nonlinear Circuit Handbook", Analog Devices, Norwood, MA, 1974.
[25] T: Yamakawa, "High-speed fuzzy controller hardware system: The mega-FIPS machine," Inform. Sci., Vol. 45, pp. 113-128, 1988.
[26] D. Ghosh and D. Patranabis, "A Simple analog divider having independent control of sensitivity and design conditions," IEEE Trans. Instrum. Meas., Vol. 39, No. 3, pp. 522-526, June 1990.
[27] T. Laopoulos and C.A. Karybakas, "A simple analog division scheme", IEEE Trans. Instrum. Meas. Vol. 40, pp. 779-782, Aug. 1991.
[28] A. Cichocki and R. Unbehauen, "Monolithic MOS switched-capacitor microsystems for nonlinear analog signal processing," IEEE Trans. Instrum. Meas., Vol. 37, pp. 18-24, Mar. 1988.
[29] J. G. Clayton, "Operational Amplifier", (Newnes-Butterworth, London, 1977).
[30] P. Aronhime, M. Desai and J. Stephens, "Quotient circuits employing VVR," IEEE Trans. Instrum. Meas., Vol. 41, No. 5, pp. 679-684, Oct. 1992.
[31] N. I. Khachab and M. Ismail, "MOS multiplier/divider cell for analogue VLSI," Electron. Lett., Vol. 25, No. 23, pp. 1550-1552, Nov. 1989.
[32] S-I Liu and C-C Chang, "CMOS analog divider and four-quadrant multiplier using pool circuits," IEEE J. Solid-State Circuits, Vol. 30, No. 9, pp. 1025-1029, Sept. 1995.
[33] S. W. Tsay and R: Newcomb, "A neuro-type pool arithmatic unit," Proceedings of the ISCAS'91, pp. 2518-2521, Singapore, 1991.
[34] H. Shichman and D. A. Hodges, "Modelling and Simulation of Insulated-Gate FieldEffect Transistor Switching Circuits," IEEE J. Solid-State Circuits, SC-3, 285, Sept. 1968.
[35] B. Razavi, "Design of Analog CMOS Integrated Circuits", McGraw-Hill, 2001. ISBN 0-07-238032-2.
[36] P. E. Allen and D. R. Holberg, "CMOS Analog Circuit Design", Holt, Rinehart and Winston, 1987. ISBN 0-03-006587-9.
[37] P. R. Gray and R. G. Meyer, "Analysis and Design of Analog Integrated Circuits", $3^{\text {rd }}$ ed., John Wiley and Sons, 1993. ISBN 0-471-57495-3.
[38] P. R. Gray and R. G. Meyer, "MOS Operational Amplifier Design- A Tutorial Overview," IEEE J. Solid-State Circuits, Vol. SC-17, pp. 969-982, December 1982.
[39] R. J. Baker, H. W. Li, and D. E. Boyce, "CMOS Circuit Design, Layout, and Simulation", IEEE Press Series on Microelectronic Systems, 1998. ISBN 0-7803-3416-7.
[40] P. R. Gray, P. J. Hurst, S. H. Lewis and R. G. Meyer, "Analysis and Design of Analog Integrated Circuits", Fourth Edition, John Wiley \& Sons, Inc., 2001.
[41] S. Franco, "Design with Operational Amplifiers and Analog Integrated Circuits", Third Edition, New York, McGraw-Hill, 2002.
[42] S. Paven and Y. Tsividis, "High Frequency Continuous Time Filters in Digital CMOS Processes", Kluwer Academic Publishers, 2000.
[43] Y. Tsividis, "Operation and Modeling of the MOS Transistor", Second Ed., Boston: McGraw-Hill, 1999.
[44] A. A. Abidi, "High-Frequency Noise Measurements on FETs with Small Dimensions," IEEE Trans. Electron Devices, vol. 33, pp. 1801-1805, Nov. 1986.
[45] S. Wong and C. A. Salama, "Impact of scaling on MOS analog performance," IEEE J. Solid-State Circuits, vol. SC-18, pp. 106-114, Feb. 1983.

