Ultra-Low Power Sub-Threshold Nanoscale CMOS Path Planning Cores

Date
2013-04-25
Authors
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
This project aims to develop a specialized processor that is optimized for power and algorithm efficiency. The optimization would be targeted for a path-planning algorithm for micro- robots such as insect-bots, UAVs (unmanned aerial vehicles) and for nano-medicine. This processor would provide a computation platform that is smaller, lighter and more power efficient than conventional general-purpose processors to allow these micro-bots to reach a high level of intelligence. These micro-bots would then be able to navigate themselves to their destination, and perform simple tasks and data processing. To achieve this goal, the processor was designed using a custom computing architecture implemented in RTL, then synthesized and detailed designed to layouts that are then fabri- cated into a physical processor. The processor design target was to operate at 100kHz, while consuming only tens of microwatts and weighing only milligrams.
Description
Keywords
Computer Science, Engineering--Electronics and Electrical, Robotics
Citation
Wu, R. (2013). Ultra-Low Power Sub-Threshold Nanoscale CMOS Path Planning Cores (Master's thesis, University of Calgary, Calgary, Canada). Retrieved from https://prism.ucalgary.ca. doi:10.11575/PRISM/28545