Precise Delay Estimation and Compensation for Real-time Adaptive Digital Predistortion
AdvisorGhannouchi, F. M.
Committee MemberHelaoui, Mohamed Mohamed
Engineering--Electronics and Electrical
Subjectfractional delay estimation
MetadataShow full item record
AbstractReal-time implementation of digital predistortion (DPD), a technique for linearizing power amplifiers, has gained importance recently due to stringent transceiver performance specifications for future wireless networks. Precise delay estimation and alignment is imperative for any DPD algorithm to work. Several algorithms are present in the literature on the topic. However, the difficulties arise from energy efficiency and the low-cost implementation of these algorithms. The goal of this work is to implement real-time delay alignment of high bandwidth signals for transmitter impairment compensation in systems using low sampling rate analog-to-digital converters (ADCs). The proposed system uses a resource efficient and scalable design which is based on correlation and fractional delay filters, which can be implemented in the hardware and seamlessly integrated with any DPD system. Both simulation and hardware results, on field programmable gate arrays (FPGAs), have shown improvement in DPD performance when the delay estimation system is employed.
Schulich School of Engineering