This paper outlines a proposal for VLSI design tools at Calgary. The
system will allow a designer to specify the behaviour of a circuit
and to generate verified designs. The central element in the
environment is a very high level intermediate form which guarantees
consistency throughout the design cycle. The VLSI tools will be built
on top of the JADE distributed prototyping environment which is also
under development at the University of Calgary.
We are currently acquiring citations for the work deposited into this collection. We recognize the distribution rights of this item may have been assigned to another entity, other than the author(s) of the work.If you can provide the citation for this work or you think you own the distribution rights to this work please contact the Institutional Repository Administrator at firstname.lastname@example.org