Please note PRISM will be upgraded March 27-28 to make the submission process better for you! No new content can be added during this time. We apologize for the inconvenience.
Memory Consistency Models of Bus-Based Multiprocessors
| dc.contributor.author | Higham, L. | eng |
| dc.contributor.author | Kawash, J. | eng |
| dc.date.accessioned | 2008-02-27T22:14:02Z | |
| dc.date.available | 2008-02-27T22:14:02Z | |
| dc.date.issued | 1996-10-01 | eng |
| dc.identifier.uri | http://hdl.handle.net/1880/45990 | |
| dc.description.abstract | The Partial Orders Framework [3] provides a unified way to specify the memory semantics of distributed systems. This report demonstrates the usefulness of this framework for reasoning about the behavior of the shared memory of existing multiprocessors. Three bus-based machine models are examined: total ordering, total store ordering, and partial store ordering. A formal and unambiguous description of their memory consistency models is established using the unifying framework. The influence of caches on the memory is also investigated. | eng |
| dc.language.iso | Eng | eng |
| dc.subject | Computer Science | eng |
| dc.title | Memory Consistency Models of Bus-Based Multiprocessors | eng |
| dc.type | unknown | |
| dc.publisher.corporate | University of Calgary | eng |
| dc.publisher.faculty | Science | eng |
| dc.description.notes | We are currently acquiring citations for the work deposited into this collection. We recognize the distribution rights of this item may have been assigned to another entity, other than the author(s) of the work.If you can provide the citation for this work or you think you own the distribution rights to this work please contact the Institutional Repository Administrator at digitize@ucalgary.ca | eng |
| dc.identifier.department | 1996-594-14 | eng |
| dc.date.computerscience | 1999-12-29 | eng |
| dc.identifier.doi | http://dx.doi.org/10.11575/PRISM/30829 | |
| thesis.degree.discipline | Computer Science | eng |
