THE IMPLEMENTATION AND VERIFICATION OF A CONDITIONAL SUM ADDER

Date
1988-07-01
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
In this paper we first formulate the Conditional Sum Addition (CSA) algorithm, then design an area-time efficient Conditional Sum Adder in CMOS. We also design a Binary Look-ahead Carry adder and a fast ripple carry adder in the same technology for the comparison of their performances. Finally we formally prove that the CMOS implementation of the CSA adder is correct (i.e. the implementation meets the specification of the intended behavior) by using Mike Gordon's Higher Order Logic (HOL) system.
Description
Keywords
Computer Science
Citation