EDICT: AN ENVIRONMENT FOR DESIGN USING INTEGRATED CIRCUIT TOOLS

Abstract

We shall conduct research into the design, construction, and applications of a VLSI design environment called EDICT which controls complexity by imposing an iterative structured design methodology, using hierarchies, regularity, and reusable building blocks, and incorporates the different design rules and fabrication processes of most foundries.