Abstract
We shall conduct research into the design, construction, and applications
of a VLSI design environment called EDICT which controls complexity by
imposing an iterative structured design methodology, using hierarchies,
regularity, and reusable building blocks, and incorporates the different
design rules and fabrication processes of most foundries.
Notes
We are currently acquiring citations for the work deposited into this collection. We recognize the distribution rights of this item may have been assigned to another entity, other than the author(s) of the work.If you can provide the citation for this work or you think you own the distribution rights to this work please contact the Institutional Repository Administrator at digitize@ucalgary.ca
