SUPPRESSING LIMIT CYCLE IN DIGITAL INCREMENTAL COMPUTERS
Abstract
This correspondence examines the sources of limit cycle
oscillations in Digital Incremental Computers and proposes several different
methods for their suppression. A theoretical analysis is performed based on
considering the effects of noise injected at the truncation points of
the system and the results are verified by extensive simulation.
Description
Keywords
Computer Science