A Time-Based 5GS/s CMOS Analog-to-Digital Converter
| atmire.migration.oldid | 1036 | |
| dc.contributor.advisor | Haslett, James | |
| dc.contributor.author | Macpherson, Andrew Robert | |
| dc.date.accessioned | 2013-06-03T22:08:16Z | |
| dc.date.available | 2013-11-12T08:00:12Z | |
| dc.date.issued | 2013-06-03 | |
| dc.date.submitted | 2013 | en |
| dc.description.abstract | In deep-submicron CMOS technology, the switching speed of digital circuits has become extremely fast. At the same time, analog design has become increasingly difficult due to very low supply voltage levels. This makes it advantageous to represent signals in the time-domain as the delay between two digital pulse edges, rather than the conventional voltage domain. This work applies the idea of time-based processing to high-speed analog-to-digital converters (ADCs). The proposed time-based ADC consists of two stages. The first is the voltage-to-time converter (VTC), which uses a modified current-starved inverter architecture. The VTC accepts an analog voltage input and produces a series of pulses in which the delay of each pulse is proportional to the input at the time the pulse was created. The second stage is the time-to-digital converter (TDC). The TDC measures the delay on each VTC pulse and converts it to a digital logic value. The VTC and TDC can be physically separated with the VTC output transmitted to the TDC input over coaxial cables. An on-chip digital programming system in the TDC allows the entire ADC to be calibrated, and an automatic calibration scheme is presented. Two prototypes were fabricated, a 3-bit 2.5GS/s ADC in 90nm CMOS and a 4-bit 5GS/s ADC in 65nm CMOS. The 65nm circuit achieves an effective resolution bandwidth of 2.1GHz and consumes 34.6mW of power. The figure of merit is 1.0pJ/conversion. This is the fastest time-based ADC published to date. | en_US |
| dc.identifier.citation | Macpherson, A. R. (2013). A Time-Based 5GS/s CMOS Analog-to-Digital Converter (Doctoral thesis, University of Calgary, Calgary, Canada). Retrieved from https://prism.ucalgary.ca. doi:10.11575/PRISM/25056 | en_US |
| dc.identifier.doi | http://dx.doi.org/10.11575/PRISM/25056 | |
| dc.identifier.uri | http://hdl.handle.net/11023/750 | |
| dc.language.iso | eng | |
| dc.publisher.faculty | Graduate Studies | |
| dc.publisher.institution | University of Calgary | en |
| dc.publisher.place | Calgary | en |
| dc.rights | University of Calgary graduate students retain copyright ownership and moral rights for their thesis. You may use this material in any way that is permitted by the Copyright Act or through licensing that has been assigned to the document. For uses that are not allowable under copyright legislation or licensing, you are required to seek permission. | |
| dc.subject | Engineering--Electronics and Electrical | |
| dc.subject.classification | CMOS integrated circuits | en_US |
| dc.subject.classification | Analog-to-Digital Converter | en_US |
| dc.subject.classification | time-to-digital converter | en_US |
| dc.subject.classification | voltage-to-time converter | en_US |
| dc.subject.classification | time-based processing | en_US |
| dc.subject.classification | gigasample | en_US |
| dc.title | A Time-Based 5GS/s CMOS Analog-to-Digital Converter | |
| dc.type | doctoral thesis | |
| thesis.degree.discipline | Electrical and Computer Engineering | |
| thesis.degree.grantor | University of Calgary | |
| thesis.degree.name | Doctor of Philosophy (PhD) | |
| ucalgary.item.requestcopy | true |