PRISM :: Statistics

	views
Power and Timing Driven Optimal Gate, Clock Buffer and Clock Wire Sizing in High Performance Digital Integrated Circuits	34

	views
ucalgary_2016_farshidi_amin.pdf	34

	views
Canada	33

	views
Calgary	33

Statistics for Power and Timing Driven Optimal Gate, Clock Buffer and Clock Wire Sizing in High Performance Digital Integrated Circuits