A global test generation system for sequential circuits
dc.contributor.advisor | Gu, Jun | |
dc.contributor.author | Du, Bin | |
dc.date.accessioned | 2005-07-29T14:59:18Z | |
dc.date.available | 2005-07-29T14:59:18Z | |
dc.date.issued | 1998 | |
dc.description | Bibliography: p. 136-142 | en |
dc.format.extent | xv, 142 leaves : ill. ; 30 cm. | en |
dc.identifier.citation | Du, B. (1998). A global test generation system for sequential circuits (Doctoral thesis, University of Calgary, Calgary, Canada). Retrieved from https://prism.ucalgary.ca. doi:10.11575/PRISM/24552 | en_US |
dc.identifier.doi | http://dx.doi.org/10.11575/PRISM/24552 | |
dc.identifier.isbn | 0612346706 | en |
dc.identifier.lcc | TK7868 .L6 D825 1997 | en |
dc.identifier.uri | http://hdl.handle.net/1880/25965 | |
dc.language.iso | eng | |
dc.publisher.institution | University of Calgary | en |
dc.publisher.place | Calgary | en |
dc.rights | University of Calgary graduate students retain copyright ownership and moral rights for their thesis. You may use this material in any way that is permitted by the Copyright Act or through licensing that has been assigned to the document. For uses that are not allowable under copyright legislation or licensing, you are required to seek permission. | |
dc.subject.lcc | TK7868 .L6 D825 1997 | en |
dc.subject.lcsh | Logic circuits - Testing | |
dc.subject.lcsh | Intergrated circuits--Very large scale intergration. | |
dc.subject.lcsh | Digital electronics | |
dc.title | A global test generation system for sequential circuits | |
dc.type | doctoral thesis | |
thesis.degree.discipline | Electrical and Computer Engineering | |
thesis.degree.grantor | University of Calgary | |
thesis.degree.name | Doctor of Philosophy (PhD) | |
ucalgary.item.requestcopy | true | |
ucalgary.thesis.accession | Theses Collection 58.002:Box 1136 520680137 | |
ucalgary.thesis.notes | UARC | en |
ucalgary.thesis.uarcrelease | y | en |
Files
Original bundle
1 - 1 of 1